Verilog-Synthesis-Examples.pdf