ECE/CS 3700: Fundamentals of Digital System Design

Chris J. Myers

Midterm Review 2

- Combinational output depends only on the input.
- Sequential output depends on input and past behavior.
 - Requires use of storage elements.
 - Contents of storage elements is called state.
 - Circuit goes through sequence of states as a result of changes in inputs.

Chapter 5: Basic Latch



Chapter 5: Gated SR Latch



| Clk | S | R | Q(<i>t</i> + 1) |
|-----|---|---|------------------|
| 0 | x | x | Q(t) (no change) |
| 1 | 0 | 0 | Q(t) (no change) |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | x |

(a) Circuit

(b) Characteristic table





(d) Graphical symbol

Chapter 5: Gated D Latch



(a) Circuit



(b) Characteristic table

(c) Graphical symbol

Chapter 5: Gated D Latch



(a) Circuit



Chapter 5: Master-slave D Flip-flop



Chapter 5: Positive-edge-triggered D Flip-flop



(a) Circuit

(b) Graphical symbol

Chapter 5: Flip-flop with Clear and Preset



(a) Circuit

(c) Adding a synchronous clear

Chapter 5: Flip-flop Timing Parameters



Chapter 5: T Flip-flop



Chapter 5: JK Flip-flop



(b) Truth table

(c) Graphical symbol

Chapter 5: Summary of Terminology

- Basic latch cross-coupled NAND/NOR
- Gated latch output changes when clk = 1.
 - Gated SR latch
 - Gated D latch
- Flip-flop output changes only on clk edge.
 - Edge-triggered flip-flop
 - Master-slave flip-flop

Chapter 5: Registers



Chapter 5: Counters



Chapter 5: Verilog for a Gated D Latch

module D_latch (D, Clk, Q); input D, Clk; output reg Q;

always @(D, Clk) if (Clk) Q = D;

Chapter 5: Verilog for a D Flip-flop

module flipflop (D, Clock, Q); input D, Clock; output reg Q;

always @(posedge Clock) Q = D;

```
module example5_3 (D, Clock, Q1, Q2);
input D, Clock;
output reg Q1, Q2;
```

```
always @(posedge Clock)
begin
Q1 = D;
Q2 = Q1;
end
```



```
module example5_4 (D, Clock, Q1, Q2);
input D, Clock;
output reg Q1, Q2;
```

```
always @(posedge Clock)
begin
Q1 <= D;
Q2 <= Q1;
```

end



Chapter 5: Verilog for an *n*-bit Shift Register

```
module shiftn (R, L, w, Clock, Q);
    parameter n = 16;
    input [n-1:0] R;
    input L, w, Clock;
    output reg [n-1:0] Q;
    integer k;
```

```
always @(posedge Clock)

if (L)

Q <= R;

else

begin

for (k = 0; k < n-1; k = k+1)

Q[k] <= Q[k+1];

Q[n-1] <= w;

end
```

endmodule

Chris J. Myers (Midterm Review 2)

Chapter 5: Verilog for an Up/Down Counter

- Can write behavioral code like a computer program.
- This *high-level* behavioral code can make it difficult to predict the circuit that will be synthesized.
- Better to create small design modules from which larger designs are created by connecting them together.
- This approach is known as *register-transfer level* (RTL) style.







$$T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su}$$

 $T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 \text{ ns} = 6.4 \text{ ns}$



$$T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su}$$

$$T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 \text{ ns} = 6.4 \text{ ns}$$

$$F_{max} = 1/6.4 \text{ ns} = 156.25 \text{ MHz}$$

Chris J. Myers (Midterm Review 2)



$$T_{min} = t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su}$$

$$T_{min} = 1.0 + 3(1.2) + 1.2 + 0.6 \text{ ns} = 6.4 \text{ ns}$$

$$F_{max} = 1/6.4 \text{ ns} = 156.25 \text{ MHz}$$

$$t_{cQ} + t_{XOR} = 0.8 + 1.2 = 2.0 \text{ ns} > t_h = 0.4 \text{ ns}$$

1

Chapter 5: Clock Skew



$$t_{skew} = \Delta_2 - \Delta_1$$

$$T_{min} = t_{cQ} + t_L + t_{su} - t_{skew}$$

$$t_{cQ} + t_l > t_h + t_{skew}$$

- Obtain the specification of the desired circuit.
- 2 Derive a state diagram.
- O Derive the corresponding state table.
- Beduce the number of states if possible.
- Occide on the number of state variables.
- Ochoose the type of flip-flops to be used.
- Derive the logic expressions needed to implement the circuit.





| Present | Nex | t state | | | | Outputs | | | |
|---------|-------|--------------|------------|-----------|------------|-----------|------------|-----------|------|
| state | w = 0 | <i>w</i> = 1 | $R1_{out}$ | $R1_{in}$ | $R2_{out}$ | $R2_{in}$ | $R3_{out}$ | $R3_{in}$ | Done |
| A | A | В | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| В | C | С | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| C | D | D | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| D | A | А | 0 | 1 | 0 | 0 | 1 | 0 | 1 |

| | Present | Next | state | | | | | | | |
|---|----------|----------|----------|------------|-----------|------------|-----------|------------|-----------|------|
| | state | w = 0 | w = 1 | Outputs | | | | | | |
| | y_2y_1 | Y_2Y_1 | Y_2Y_1 | $R1_{out}$ | $R1_{in}$ | $R2_{out}$ | $R2_{in}$ | $R3_{out}$ | $R3_{in}$ | Done |
| A | 00 | 00 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| В | 01 | 10 | 10 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| С | 10 | 11 | 11 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| D | 11 | 00 | 0.0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |





$$Y_2 = y_1 \bar{y}_2 + \bar{y}_1 y_2$$



| | Present | Next | state | | | | | | | |
|---|----------|----------|----------|------------|-----------|------------|-----------|------------|-----------|------|
| | state | w = 0 | w = 1 | Outputs | | | | | | |
| | y_2y_1 | Y_2Y_1 | Y_2Y_1 | $R1_{out}$ | $R1_{in}$ | $R2_{out}$ | $R2_{in}$ | $R3_{out}$ | $R3_{in}$ | Done |
| A | 00 | 00 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| В | 01 | 10 | 10 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| С | 10 | 11 | 11 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| D | 11 | 00 | 0.0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |

Chapter 6: State-assignment Problem





$$Y_2 = y_1 \bar{y}_2 + \bar{y}_1 y_2$$

| | Present | Next | | | | | | | | |
|---|----------|----------|----------|------------|-----------|------------|-----------|------------|-----------|------|
| | state | w = 0 | w = 1 | Outputs | | | | | | |
| | y_2y_1 | Y_2Y_1 | Y_2Y_1 | $R1_{out}$ | $R1_{in}$ | $R2_{out}$ | $R2_{in}$ | $R3_{out}$ | $R3_{in}$ | Done |
| Α | 00 | 0.0 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| В | 01 | 11 | 11 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| С | 11 | 10 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| D | 10 | 0.0 | 00 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |

Chapter 6: State-assignment Problem



$$Y_1 = wy_2 + y_1y_2$$



$$Y_2 = y_2$$

Chapter 6: Mealy State Model



Chapter 6: Mealy State Model



Chapter 6: Design of FSMs Using CAD Tools



Chapter 6: Design of FSMs Using CAD Tools

```
module control (Clock, Resetn, w, R1in, R1out, R2in, R2out, R3in,
R3out,Done);
   input Clock, Resetn, w;
   output R1in, R1out, R2in, R2out, R3in, R3out, Done;
   reg [2:1] y, Y;
   parameter [2:1] A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
   // Define the next state combinational circuit
   always @(w, y)
      case (y)
       A: if (w) Y = B;
           else Y = A:
        B: Y = C:
       C: Y = D:
        D \cdot Y = A \cdot
      endcase
   // Define the sequential block
   always @(negedge Resetn, posedge Clock)
      if (Resetn = = 0) v \leq A:
      else y <= Y;
   // Define outputs
   assign R2out = (y = B):
   assign R3in = (y = B);
   assign R1out = (y = = C);
   assign R2in = (y = C);
   assign R3out = (y = = D);
   assign R1in = (y = D);
   assign Done = (v = = D):
```

Chapter 6: Verilog for a Mealy Machine



Chapter 6: Verilog for a Mealy Machine

```
module mealy (Clock, Resetn, w. z);
    input Clock, Resetn, w;
    output reg z;
    rea v. Y:
    parameter A = 1' b0, B = 1' b1;
    // Define the next state and output combinational circuits
    always @(w, y)
        case (y)
            A:
                 if (w)
                 beain
                      z = 0:
                      Y = B
                 end
                 else
                 begin
                      z = 0:
                      Y = A:
                 end
            B
                 if (w)
                 beain
                      z = 1;
                      Y = B
                 end
                 else
                 begin
                      z = 0:
                      Y = A:
                 end
        endcase
    // Define the sequential block
    always @(negedge Resetn, posedge Clock)
        if (Resetn = = 0) y \leq A;
        else
                 y <= Y;
endmodule
```

| Present | Next | state | Outputz | | |
|---------|--------------|--------------|---------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | w = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | — | 0 | — | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | Е | D | 0 | 1 | |
| G | F | _ | 0 | _ | |

| Present | Next | state | Outputz | | |
|---------|--------------|--------------|--------------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | - | 0 | _ | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | E | D | 0 | 1 | |
| G | F | - | 0 | _ | |

$$P_1 = (ABCDEFG)$$

| Present | Next | state | Outputz | | |
|---------|--------------|--------------|--------------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | - | 0 | _ | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | E | D | 0 | 1 | |
| G | F | - | 0 | _ | |

$$P_1 = (ABCDEFG)$$

 $P_2 = (ABDG)(CEF)$

| Present | Next | state | Output <i>z</i> | | |
|---------|--------------|--------------|-----------------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | - | 0 | - | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | E | D | 0 | 1 | |
| G | F | - | 0 | — | |

$$P_1 = (ABCDEFG)$$

$$P_2 = (ABDG)(CEF)$$

$$P_3 = (AB)(D)(G)(CE)(F)$$

| Present | Next | state | Outputz | | |
|---------|--------------|--------------|--------------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | - | 0 | _ | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | Е | D | 0 | 1 | |
| G | F | _ | 0 | _ | |

Assume unspecified outputs are 0:

$$P_1 = (ABCDEFG)$$

I

$$P_2 = (ABDG)(CEF)$$

$$P_3 = (AB)(D)(G)(CE)(F)$$

 $P_4 = (A)(B)(D)(G)(CE)(F)$

| Present | Next | state | Outputz | | |
|---------|--------------|--------------|--------------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | - | 0 | _ | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | E | D | 0 | 1 | |
| G | F | - | 0 | - | |

Assume unspecified outputs are 0:

$$P_1 = (ABCDEFG)$$

$$P_2 = (ABDG)(CEF)$$

$$P_3 = (AB)(D)(G)(CE)(F)$$

 $P_4 = (A)(B)(D)(G)(CE)(F)$

$$P_5 = (A)(B)(D)(G)(CE)(F)$$

| Present | Next | state | Outputz | | |
|---------|--------------|--------------|--------------|--------------|--|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 | |
| А | В | С | 0 | 0 | |
| В | D | - | 0 | _ | |
| С | F | Е | 0 | 1 | |
| D | В | G | 0 | 0 | |
| E | F | С | 0 | 1 | |
| F | E | D | 0 | 1 | |
| G | F | _ | 0 | — | |

$$P_1 = (ABCDEFG)$$

| Present | Next state | | Outputz | |
|---------|--------------|--------------|--------------|--------------|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 |
| А | В | С | 0 | 0 |
| В | D | — | 0 | _ |
| С | F | Е | 0 | 1 |
| D | В | G | 0 | 0 |
| E | F | С | 0 | 1 |
| F | E | D | 0 | 1 |
| G | F | - | 0 | - |

$$P_1 = (ABCDEFG)$$

 $P_2 = (AD)(BCEFG)$

| Present | Next state | | Outputz | |
|---------|--------------|--------------|--------------|--------------|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 |
| А | В | С | 0 | 0 |
| В | D | - | 0 | — |
| С | F | Е | 0 | 1 |
| D | В | G | 0 | 0 |
| E | F | С | 0 | 1 |
| F | E | D | 0 | 1 |
| G | F | _ | 0 | — |

$$P_1 = (ABCDEFG)$$

$$P_2 = (AD)(BCEFG)$$

$$P_3 = (AD)(B)(CEFG)$$

| Present | Next state | | Outputz | |
|---------|--------------|--------------|--------------|--------------|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 |
| А | В | С | 0 | 0 |
| В | D | - | 0 | _ |
| С | F | Е | 0 | 1 |
| D | В | G | 0 | 0 |
| E | F | С | 0 | 1 |
| F | Е | D | 0 | 1 |
| G | F | _ | 0 | _ |

Assume unspecified outputs are 1:

$$P_1 = (ABCDEFG)$$

$$P_2 = (AD)(BCEFG)$$

$$P_3 = (AD)(B)(CEFG)$$

 $P_4 = (AD)(B)(CEG)(F)$

| Present | Next state | | Outputz | |
|---------|--------------|--------------|--------------|--------------|
| state | <i>w</i> = 0 | <i>w</i> = 1 | <i>w</i> = 0 | <i>w</i> = 1 |
| А | В | С | 0 | 0 |
| В | D | - | 0 | _ |
| С | F | Е | 0 | 1 |
| D | В | G | 0 | 0 |
| E | F | С | 0 | 1 |
| F | E | D | 0 | 1 |
| G | F | - | 0 | - |

$$P_1 = (ABCDEFG)$$

$$P_2 = (AD)(BCEFG)$$

$$P_3 = (AD)(B)(CEFG)$$

$$P_4 = (AD)(B)(CEG)(F)$$

$$P_5 = (AD)(B)(CEG)(F)$$

Chapter 6: ASM Charts



Chapter 6: ASM Charts



Chapter 6: ASM Charts



Reaction-timer Circuit



(c) Push-button switch, LED, and 7-segment displays

ASM Chart for the Reaction-timer Circuit



Verilog Testbenches (Sequential)

```
'timescale 1ms / 1ns
module test reaction timer;
 // Inputs
  reg Clock;
 reg Reset;
 reg w;
 req Pushn;
 // Outputs
 wire LEDn;
 wire [3:0] BCD1, BCD0;
  // Instantiate the Unit Under Test (UUT)
 reaction uut (
    .Clock(Clock),
    .Reset (Reset),
    .w(w),
    .Pushn (Pushn),
    .LEDn (LEDn),
    .BCD1 (BCD1),
    .BCD0 (BCD0)
  );
```

Simulation for a Reaction-timer



Verilog Testbenches (Sequential)

initial begin

```
$display("Simulations Begins...");
  Clock = 0;
  Reset = 1;
  w = 0;
  Pushn = 1;
  #10
  Reset = 0;
  #15
  w = 1;
  #10
  w = 0;
  #170
  Pushn = 0;
end
always
  #5 Clock <= ∼Clock;
```

Verilog Testbenches (Sequential)

```
always@(negedge Clock)
if (Pushn == 0 && Ledn == 1)
begin
if (!(BCD1 == 1 && BCD0 == 8))
     $display("Wrong Count");
    $display("... Simulations Ends");
end
endmodule
```