





		Co	n	n	e	ct	X	<i>id</i>	6		ิล	n	d	0	m	11			
												11	u	ε	, , ,	u.			
Launch File Edit View Create	e Verify Conne	ectivity Opti				ulte XL E Opti <u>miz</u> e												cā	⊘⊘ denci
1 🖻 🔒 1 🥱 🥐 1	0 🖂 🗙 į	æ 🕦 🛓	8 🕹	13 :	, D;	abc	۰» 🕷	Q	» (lassic				-	Off				
Ì 🖳 🧠 🎯 🎇 🛞 👰	🎶 🛯 💵	Asc.	>> (F)	Select:0	Sel(N):	0 Sel(I):0	Sel(O):	x 395	.700	Y 192.4	450 d	x	d	Y	Dis	it: Cmd:F	Rectangle		
Palette ? 🗗 🗙																			
Layers 🖉 🗙																			
✓ Valid Used Routing Filter Filter																			
metal1 drawing																			
AV V NV AS V NS V						i .										• •	•		
UofU_TechLib_ami06																			
Name Vis Sel																			
All Layers 🔹 🔹 🛎						•													
△ Layer Pu V S △																		/ydo	b¢t/⊂
🔜 pactive drw 🗹 🗹																			
nselect drw 🗹 🗹																			
pselect drw 🗹 🗹																			
elec drw 👱 👱 =																			
metal1 drw 🗹 🗹						•													
💹 metal3 drw ⊻ ⊻																			
cc drw 🗹 🗹																			
via drw 🔮 🔮						•													
🖩 glass drw ⊻ ⊻																			. 10
prBndry bnd 🗹 🗹 🛄																			
Objects Objects						•													· 💓
Blockages V S																			
Objects Grids												e.	ш =)						
1A 🛶 🗷 😳 🕆 🖬	👪 🗟 📊	Ħ O	1 57	P		3 📝	*												
1 🖬 着 🍓 🖉 🖄	🖷 💥 🖉	9 9 9	39 x	1	6. *	1. 39		. 1											










	R	Louting C	complete!
o Commands <u>H</u> elp	Artist LVS	⊙ ∧ ⊙ cādence	
Run Directory Create Netlist Library Cell View	icctestf17 testme schematic Browse Sel by Cursor	Browse extracted icctestf17 testme extracted Browse Sel by Cursor	The LVS job has completed. The net-lists match. Run Directory: /home/elb/IC_CAD/cadence-f11/LVS
	Create Cross Reference	Browse Device Fixing Terminals Create	irw ¥ ¥ irw ¥ ¥ irw ¥ ¥ irw ¥ ¥ irw ¥ ¥ irw ¥ ¥ irw ¥ ¥
Switch Names		Create	
Priority 0 Run Backannotate	Run background Output Error Display Parasitic Probe Build	Monitor Info	








					F	r	a	m	١e);;	S	С	h	eI	m	a	ti	С					L
् Launch <u>F</u> ile Edit <u>)</u>	<u>f</u> iew <u>C</u> reate	Chec <u>k</u> O <u>p</u> ti	ons <u>W</u> ind	ow NCSI		lirtuoso	© Schema	tic Edito	or L Rea	ding: iccj	adtestfl	.72 Frar	ne1_38 sc	ematic								cā	⊘∧× dence
		🔟 🗙 (T	9 ¢	12 -	T - 1		- 10	2 9	9	3411215	1	1 📩	-		_	_	_	_	_	_	_	
Navigator	Basic		-		X 2 N 2	13	T, P	E.	Qr Sea	rch	-												
Schematic Frame1_38	000													• 7:	=gnd								
OBJECTS All Instances	⊳ 40 ≽								. 1	5 14	13 11	2 11	1Ø ,9		76								
Nets Pins Nets and Pins	49 ≽ 9 ≽						27•	→ →	۲ ^ا . معار	· · ·	 ۲					•	-79						·
GROUPS Cells Types	A A						28• 29		***		•						- 7 8 77						•
							3Ø *31 32										76 75						·
		Fra	ame	e 1	38		.32 .34							. .	ŀ		73						·
Property Editor	? @ ×		th c				35 36		- - !						⊸		71 •70						
		1	ds f				.37										- 69						··
		the	e co	ore						9 5Ø	51.52	2 53	54 55		7 58								·
mouse L: showClickInfe									M: s	chHiMou	sePopUp()		57=	=vdd						R: s	chHiMou	sePopUp()


























		Ro	uted!
			Oops!!!!
•	Artist LVS		 ✓
Commands <u>H</u> elp Run Directory Create Netlist Library Cell View	P LVS ✓ schematic ✓ extracted iccWholeTestf172 iccWholeT WholeChip WholeChip schematic extracted Browse Sel by Cursor Browse	>	The LVS job has completed. The net-lists failed to match. Run Directory: /home/elb/IC_CAD/cadence-f11/LVS Cose ct net \checkmark \checkmark 1 bnd \checkmark \checkmark 34 335 535 1 bnd \checkmark \checkmark 36 336 336 336
Rules File Rules Library	divaLVS.rul ✔ UofU_TechLib_ami06	Browse	e drw V V ve drw V V
LVS Options Correspondence P	✓ Rewiring □ Device Fixing □ Create Cross Reference ✓ Terminals	Create	ve drw ⊻ ⊻ ts @i× bjects V S ances ⊻ ⊻ Grids


		LVS							
File Edit View Help		/home/elb/IC_CAD/ca	aence-i						
total	738	736							
un-matched matched but different type total	termi 0 0 0	nals 0 2	Looks like I forgot to connect vdd! And						
Probe files from /home/elb/IC_	CAD/cad	ence-f11/LVS/schematic	gnd!						
devbad.out: netbad.out: N /gnd! ? Net does not cross-match. It has 877 connections. N /vdd! ? Net does not cross-match. It has 901 connections.									
mergenet.out: termbad.out:									
prunenet.out:									








	Th	is time	it worked	[]
	Artist LVS	(v) (v) (x)	0	(\mathbf{x})
Commands <u>H</u> elp	5	cādence	The LVS job has comple	ted. The net-lists match.
Run Directory	LVS	Browse	1 🕘	ted. The net-lists match.
Create Netlist	🗹 schematic 🗹 🗹 extrac	ted	Close	
Library	iccWholeTestf172 icc	WholeTestf172		
Cell	WholeChip Who	leChip	drw ⊻ ⊻ 👘	34
View	schematic	racted	drw 🗹 🗹 💛	35 🗱 🕌
	Browse Sel by Cursor Br	owse Sel by Cursor	drw ⊻ ⊻	36 🎆 📲
		owse Ser by cursor	dry bnd ⊻ ⊻ res drw ⊻ ⊻	37
Rules File	divaLVS.rul	Browse	c drw ⊻ ⊻	
Rules Library	☑ UofU_TechLib_ami06		e drw 🗹 🗹	
LVS Options	🗹 Rewiring 🔛 Devic	ce Fixing		No. 1
Lis options	Create Cross Reference V Term	0	ts 🗗 🗙	
Correspondence F	ile vs_corr_file	Create	bjects V S A	
Switch Namor			; Grids	
















_		
	Fire up ccar	~
	rne up cea	
•	Virtuoso Chip Assembly Route	r Startup
S	rce: Save as:	
	orary: iccWholeTestf172 Library:	iccWholeTestf172
	II: WholeChip Cell:	WholeChip
	ew: layout Browse View:	layout.routed Browse
	a	
	0.0 -2483.45) (2390.096 1712.7))	Select Area Whole Area
	straint Group:	
	File:	
		Browse
	•	
	ial Command:	
	More Options >>	
This file is in /	lass/6710/F17/cadence/CCAR	OK Cancel Help

	Export to	vcar
O O O X Virtuoso Chip Assembly R	louter Startup	
Source: Save :	as:	
Library: icctest Libra	y: icctest	
Cell: Cell: Cell:	testme	
View: layout Browse View:	layout.routed Browse	
Area		a :
((0.0 0.0) (730.8 519.15))	Select Area Whole Area	Some warnings
Constraint Group:		are OK in this
consulant croup.		are OK in this
		case
Do File:		×
do.do		eview OA Read Messages
Initial Command:		ntered while reading your OA design.
	These indicate something has o or that the design data is inco	r could go wrong during your session mplete, even for viewing purposes.
More Options >>	Please review these messages problems could impact you	carefully and consider how the data ur successful use of the router.
	# << WARNING >> Non abstract OA	Is the effective constraint group. master design - controller has non-via instance. master design - counter has non-via instance. master design - moore has non-via instance.
		ОК





	R	outing co	mple	te!	
•	Artist LVS	(v) (x) (x)			
Commands <u>H</u> elp Run Directory	LVS	cādence Browse			ed. The net-lists match. b/IC_CAD/cadence-f11/LV!
Create Netlist	🗹 schematic 🛛 🗹	extracted		Close	
Library	iccWholeTestf172	iccWholeTestf172			CONT. (2003) 13 5 6 82
Cell	WholeChip	WholeChip		w ⊻ ⊻	34 🔢 🚺
View	schematic	extracted		w 🗵 🗹 📗	35 🔣
	Browse Sel by Cursor	Browse Sel by Cursor	nselect dr		36
Rules File	divaLVS.rul	Browse		w ⊻ ⊻ w ¥ ¥	
Rules Library	✓ VofU_TechLib_ami06		elec dr		
LVS Options	🗹 Rewiring	Device Fixing			
	🧾 Create Cross Reference 🕑	Terminals	Objects	ð×	
Correspondence F	ile 🗌 lvs_corr_file	Create	Objects	V S	
			Objects Grids		

