




	To start		
[elb@lab2-20 6710.tcl CF [elb@lab2-20	AD6.lef_CAD6.lib_controller_struct.sdc_controller_struct.v_mmmc.tcl		
The set of	The set of files needed		
	<pre># # set the name of your .lib file (e.g. Lib6710_01.lib) # You can create multiple library sets if you have multiple libraries # such as fast, slow, and typ # If you have multiple .lib files put them in a [list lib1 lib2] structure create_library_set -name typical_lib \ -timing (CRD6.lib) # Specify the .sdc timing constraint file to use # This file comes from Synopsys synthesis. (e.g. design_struct.sdc) create_constraint_mode -name typical_constraint \ -sdc_files {controller_struct.sdc} # </pre>		
	mmmc.tcl timing description		








000	∑ Design Import	
Netlist:		
Verilog		
Files:	controller_struct.v	
	Top Cell: Auto Assign 🖲 By User:	
O OA		
Library:		
Cell:		Dagion
View:	•	Design
Technology/Physical Librarie	s:	Design Import
⊖ OA		Import
Reference Libraries:		mpon
Abstract View Names:		
Layout View Names:		
LEF Files	CAD6.lef	
Floorplan		
IO Assignment File:		
Power		
Power Nets:	vdd vdd!	
Ground Nets:	gnd gnd!	
CPF File:	<u>a</u>	
Analysis Configuration		
MMMC View Definition File	e: mmmc.tcl 🖻	
	Create Analysis Configuration	
<u></u> <u></u>	ve Load <u>C</u> ancel <u>H</u> elp	


Design Import		
	X Netlist Files	
Netlist File:	Netlist Selection:	
Controller_struct.v	dd < 📄 /home/elb/VLSI/syn-f17/INN 🔽 🖻	
controller_struct.v	 6710.tcl CAD6.lef CAD6.lib controller_struct.sdc innovus.cmd innovus.log innovus.logv 	
	Delete Close	


Result of Successful Import
*** Summary of all messages that are not suppressed in this session: Severity ID Count Summary WARENING IMPFP-3961 3 The techSite '%s' has no related standar
HARNING IMPTS-11 2 cell "%s' may have cyclic timing and dec HARNING IMPEXT-2766 3 The sheet resistance for layer %s is not HARNING IMPEXT-2773 1 The via resistance between layers %s and HARNING IMPEXT-2776 2 The via resistance between layers %s and HARNING IMPEXT-2776 2 The via resistance between layers %s and HARNING IMPEXT-2776 2 The via resistance between layers %s and HARNING IMPEXT-308 1 set_input_delay on clock root '%s' is no HARNING TECHLIB-436 20 Attribute '%s' on '%s' pin '%s' of cell
*** Message Summary: 32 warning(s), 0 error(s)



Basic Advanced	- Floorplan			
C Design Dimensions				
Specify By: Size Die/IO/Core Coordinates				
Core Size by: Aspect Ratio: Ratio (H/W): 0.8				
Core Utilization: 0.7				
Cell Utilization: 0.698138				
O Dimension: Width: 225.6				
Height: 180.0				
O Die Size by: Width: 288.0	Specify -> Floorplan			
Height: 240.0	1 2 1			
Core Margins by: Core to IO Boundary				
Core to Die Boundary				
Core to Left: 30 Core to Top: 30				
Core to Right: 30 Core to Bottom: 30				
Die Size Calculation Use: 🛛 🔾 Max IO Height 💿 Min IO Height				
Floorplan Origin at: 💿 Lower Left Corner 🔾 Center				
Unit: Micron				
OK Apply Cancel Help				
	h.			


Basic Advanced	- Floorplan
Double-back Rows: Bottom Row Orient: Row Spacing: 9.0 um For Every 2 Row Site: Core Site Only Row Height: 27.0 Allow Overlapping Same Site Rows	
IO Specifications Bottom IO Pad Orientation: Use I/O Rows for I/O Placement	Specify -> Floorplan
☐ Adjust to Site ✓ Snap Die/Core Box to Grid	
OK Apply Cancel Help	







Basic Advanced Via Generation	– Power
C Set Configuration	
Net(s): gnd! vdd!	Stripes
Layer: metal2(2) Direction: Vertical Horizontal	Stripes
Width: 4.8 Spacing: 1.8 Update	~~p •>
Set Pattern	
Set-to-set distance: 99	
Set-to-set distance: 99 Number of sets: 1	
Bumps Over Between	
Over P/G pins Pin layer: Top pin layer Max pin width: 0	
Master name: Selected blocks All blocks	
Stripe Boundary	
• Core ring	
O Pad ring O Inner O Uter	
○ Design boundary	
⊖ Each selected block/domain/fence	
O All domains	
Specify rectangular area	
Specify rectilinear area	
First/Last Stripe	
Start from: 💿 left 🔾 right	
Relative from core or selected area	
X from left: 90 X from right: 0	
○ Absolute locations	
Option Set	
- commentation	
OK Set Mode Apply Defaults Cancel Help	


○ ○ ○ X Add Stripes	
Basic Advanced Via Generation Set Configuration Net(s): gnd! vdd! Layer: metal2(2) Direction: • Vertical Width: 4.8 Spacing: 1.8	PowerStripes
Set Pattern	
Set-to-set distance: 99	
○ Number of sets: 1	
O Bumps Over O Between	
Over P/G pins Pin layer: Top pin layer: Max pin width: 0	Annoving This will
Master name: Selected blocks All blocks	Annoying This will
Stripe Boundary	start the stripes from
• Core ring	0 offset
O Pad ring O Inner Outer	0.011561
○ Design boundary	
Each selected block/domain/fence	
All domains	
Specify rectangular area	
Specify rectilinear area	
First/Last Stripe	
Start from: 🖲 left 🔾 right	
Relative from core or selected area	
X from left: 0 X from right: 0	
○ Absolute locations	
Option Set	
Edit Add Stripe Option	
OK Set Mode Apply Defaults Cancel Help	4











			Route -> Srout
	Sroute	to conne	ect things up
		SRoute	
Basic Advanced Via Generati	on		
Net(s): gnd! vdd!			
SRoute			
⊻ Block Pins ⊻ Pad Pins ⊻ I	Pad Rings 👿 Follow Pins 👿 Fi	loating Stripes 📃 Secondary Power	r Pins
Routing Control			
C Layer Change Control			
Top Layer: metal3(3)	Bottom Layer: metal1(1		
Allow Jogging	Allow Layer Change		
Area		Power Domain Selection All 	
X1: Y1		Selected	
X2: Y		O Named:	
Connect to Target Inside Delete Existing Routes	The Area Only		
Generate Progress Message	5		
Mode Setup	-		
			Target Editing Options
<u>о</u> к	Apply	Defaults Cancel	Help















	X NanoRoute	
Routing Phase		
🗹 Global Route		
🗹 Detail Route 🛛 Start Ite	ration default End Iteration default	NanoRoute
Post Route Optimization	🕘 Optimize Via 🛄 Optimize Wire	1 anoncoure
Concurrent Routing Feat	ures	
⊻ Fix Antenna	Insert Diodes Diode Cell Name	
Timing Driven	Effort 9 S.M.A.R.T.	
SI Driven		
Post Route SI	SI Victim File 🗁	
Litho Driven		
📃 Post Route Litho Repair		
Routing Control		
Selected Nets Only	Bottom Layer default Top Layer default	
ECO Route		
Area Route	Area Select Area and Route	
Job Control		
⊻ Auto Stop		
Number o	f Local CPU(s): 1	
Number of CPU(s) per Rer Number of Remo	Route -> Nano	Route -> Route












Verify connectivity			
Net Type All Regular Only Special Only Nets All Selected Named: Check Øpen UnConnected Pin Unrouted Net Connectivity Loop Geometry Loop	<pre>VERIFY_CONNECTIVITY use new engine. ******** Start: VERIFY CONNECTIVITY ******* Start Time: Fri Oct 13 15:41:54 2017 Design Name: controller Database Units: 1000 Design Boundary: (0.0000, 0.0000) (208.0000, 240.0 Error Limit = 1000; Harning Limit = 50 Check all nets Begin Summary Found no problems or warnings. End Summary End Time: Fri Oct 13 15:41:54 2017 Time Elapsed: 0:00:00.0 ******** End: VERIFY CONNECTIVITY ******* Verification Complete : 0 Viols. 0 Hrngs. (CPU Time: 0:00:00.0 MEM: 0.000M) innovus 5></pre>		


Verify DRO	C (only wires!)
C C X Verify DRC	
Basic Advanced	1
Entire area Specify 19 X1: 0 Y1: 0 X2: 0 Y2: 0 Layer Range: Bottom Layer: metal1(1) Top Layer: metal2(3) N	innovus 5> #-report controller.drc.rpt
Disable Rules Color Cut Spacing Enclosure EOL Spacing Min Area Min Cut Min Step Protrusion	Verification Complete : 0 Viols. *** End Verify DRC (CPU: 0:00:00.0 ELAPSED TIME: 0.00
OK Apply Cancel Help	


















	top.tcl	
<pre># !!!!!! Change th # !!!!!! your libn # !!!!!! your libn # !!!!!! your libn # internation if # be used for the # are generated by # # The BASENAME sha # The BASENAME "!!ba # This is the list # clock tree. Your set inv_cells [liss set clock_cells [liss set clock_cells [liss set the name of # filler cells wit # Your cell names set fillerCells [</pre>	IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	




	top.tcl
########### # You may n #	//////////////////////////////////////
	ant to do floorplanning by hand in which case you
	modification to do!
###########	*******
# Set some of	of the power and stripe parameters - you can change
# these if you	I like - in particular check the stripe space (sspace)
# and stripe	offset (soffset)! These values should be divisible by 0.3
# so that the	y'll fall on the lambda grid
set pwidth 9.	9 ;# power rail width
set pspace 1	.8 ;# power rail space
set swidth 4.	8 ;# power stripe width
set sspace 2	10 ;# power stripe spacing
set soffset 20	07 ;# power stripe offset to first stripe








top.tcl


source the files that operate on the circuit source fplan.tcl ;# create the floorplan (might be done by hand...) source pplan.tcl ;# create the power rings and stripes source place.tcl ;# Place the cells and optimize (pre-CTS) source cts.tcl ;# Create the clock tree, and optimize (post-CTS) source route.tcl ;# Route the design using nanoRoute source verify.tcl ;# Verify the design and produce output files exit
















Import Verilog					
Verilog In Import Options Global Net Options Schematic Generation Options Verilog Files To Import /LSI/syn-f17/INN/controller_innovus.v Target Library Name controller	In CIW File -> Import -> Verilog				
Reference Libraries CAD6 basic Reference Symbol View Names symbol Verwrite Options	Make SURE you import The Verilog from Innovus!				
Import Modules as Filter Modules	K Log File Ele Edit View Help Cådence 0(#)\$CDS: Indl version 6.1.7-64b 07/14/2017 22:29 (sjfhw302) \$ Fri Oci IMFO (VEBILOGEN-162): Unable to find the Verilog definition for module CAD6. ecil DOX1. and view swbol as the swbol.				
Library Pre-Compilation Options Other Input Options	INFO (VERILOGIN-126): Unable to find the Verilog definition for module (AGA6, cell TIEHI, and view symbol as the symbol. INFO (VERILOGIN-126): Unable to find the Verilog definition for module (CA66, cell NAM02X1, and view symbol as the symbol. INFO (VERILOGIN-126): Unable to find the Verilog definition for module (CA66, cell N003X1, and view symbol as the symbol. INFO (VERILOGIN-126): Unable to find the Verilog definition for module				
Other Output Options OK Cancel Defaults Apply Load Save Help	CAG6, cell INVX1, and view symbol as the symbol. INFO (VERICONT-126): Unable to find the Verilog definition for module CAG6, cell NOR2X1, and view symbol as the symbol. INFO (VERICONT-126): Unable to find the Verilog definition for module CAG6, cell NAMD3X1, and view symbol as the symbol. INFO (VERICONT-126): Unable to find the Verilog definition for module CAG6, cell AG12X1X1, and view symbol as the symbol. INFO (VERICONT-126): Unable to find the Verilog definition for module CAG6, cell AG12X1X1, and view symbol as the symbol. INFO (VERICONT-126): Unable to find the Verilog definition for module CAG6, cell AG12X1X1, and view symbol as the symbol. INFO (VERICONT-126): Unable to find the Verilog definition for module CAG6, cell XOR2X1, and view symbol as the symbol. INFO (VERICONT-136): Unable to find the Verilog definition for module CAG6, cell XOR2X1, and view symbol as the symbol.				




			V T	m	h	$\sqrt{1}$	714	TT7		
			Sy	111		1	V IC			
0.00		Virtuos	o® Symbol	Editor L Ed	ditina: cont	roller contr	oller symb	ol		_
Launch <u>F</u> ile <u>E</u> dit <u>V</u> iew							,	-	c	ādence
🗅 📂 🖬 🗐 '	🚸 🛈 📖 🎗	K 🕕 İ	/ 5 ¢	<u>⊿?</u> - T	•= 🗄 •	\$ • I Q				
0-0-00	Basic		s .	ABC abc	- 0	\$ O /	/ 🍥 🛙			
Navigator ?	Ð×									
Q Search	- 2									
Name									:	
B-1 aluop<1:0> -1 alusrca									-	
⊕-1_ alusrcb<1:0> 1_ clk	-								a 🗕	
E 1 iord E 1 inwrite<3:0>									, -	
- 1 memread									3 	
B-1 op<5:0>									י 🛏	
B-1 pcen B-1 pcsource<1:0>										
regdst	T								e	
Å									t 🛏	
Property Editor									> 	
									> ├─•	
									-	
									> -	
mouse L: mouseSingleSele	ctPt()			M: schHiM	ousePopUp()					nd: Sel: 0

000	X Virtuoso(R) DEF In	
DEFIn File Name	/home/elb/VLSI/syn-f17/INN/controller.def	
Target Library Name	controller	
Target Library Path		Read DEF
Ref. Technology Libraries		
Create a module hierarchy fre	om hierarchical names 📃 Share Library 📃	
New Library		
Technology From Lib	rary	File -> Import -> DEF
Target Cell Name	controller Browse	
Target View Name	layout	
Component View List		
Master Library List	CAD6	
Overwrite Design	Create CustomVias only	
Log File Name		
🔾 Use Template File 🖲 U	se GUI Fields	
Template File Name		
Save Template File Name	Save	
Comment Char		
Pin Purpose		
Do not create any routing da	ta	
Layer Map File Name		
Compress 🔲 Compre	iss Level	
Ignore DRCFILL Shape Tag &	Translate on Drawing Purp	
	OK Cancel Defaults Apply Help	



Change abstract 1	to layout cellviews
Search Search for Inst Add Criteria	Edit -> Search
Match all of the above Match all of the above Case Sensitive Case Sensitive Case Sensitive Case Control Contro Control Control Control Control Contro	
Control Contr	
Replace view name □ → layout	
Add Criteria Search Results	
Com To Figure Current Figure Figure Count F	



			LVS Result
			L V D Result
	X Artist LVS		
Commands <u>H</u> elp)	cādence	$\circ \circ \circ$ X
Run Directory	LVS	Browse	The LVS job has completed. The net-lists match.
Create Netlist		tracted	Run Directory: /home/elb/VLSI/cadence-f17/LVS
Library		controller	
Cell		ontroller	<u>C</u> lose
View		extracted	
	Browse Sel by Cursor	Browse Sel by Cursor	
Rules File		Browse	
Rules Library			X7 111
LVS Options	🗹 Rewiring 📃 D	evice Fixing	Yay!!!
	Create Cross Reference 🗹 Te	erminals	
Correspondence F	lvs_corr_file	Create	
Switch Names			
Priority 0	Run background		
Run	Output Error Display	Monitor Info	
Backannotate	Parasitic Probe Build A	nalog Build Mixed	
6 HelpAction			

