


#### CS/ECE 5710/6710

MOS Transistor Models
Electrical Effects
Propagation Delay








# **MOS** Capacitor


- Gate and body form MOS capacitor
- Operating modes
  - Accumulation
  - Depletion
  - Inversion



# **Transistor Characteristics**


- Three conduction characteristics
  - Cutoff Region
    - No inversion layer in channel
    - $\bullet \ \ I_{ds} = 0$
  - Nonsaturated, or linear region
    - Weak inversion of the channel
    - $\bullet~I_{ds}$  depends on  $V_{gs}$  and  $V_{ds}$
  - Saturated region
    - Strong inversion of channel
    - $\bullet$  I<sub>ds</sub> is independent of V<sub>ds</sub>
  - As an aside, at very high drain voltages:
    - "avalanche breakdown" or "punch through"
    - Gate has no control of  $I_{ds}$ ...

# $\text{nMOS Cutoff: } V_{gs} < V_{t}$ • No channel $\bullet I_{ds} = 0$ $\bullet V_{gs} = 0$ $\bullet V_{$






- Channel pinches off
  - Conduction by drift because of positive drain voltage



- Electrons are injected into depletion region
- I<sub>ds</sub> independent of V<sub>ds</sub>
- We say that the current saturates
- Similar to current source



# Basic N-Type MOS Transistor


- Conditions for the regions of operation
  - Cutoff: If  $V_{gs} < V_t$ , then  $I_{ds}$  is essentially 0
    - V<sub>t</sub> is the "Threshold Voltage"
  - Linear: If  $V_{gs}$ > $V_t$  and  $V_{ds}$ < $(V_{gs} V_t)$  then  $I_{ds}$  depends on both  $V_{gs}$  and  $V_{ds}$ 
    - $\bullet$  Channel becomes deeper as  $V_{\rm gs}$  goes up
  - Saturated: If  $V_{gs} > V_t$  and  $V_{ds} > (V_{gs} V_t)$  then  $I_{ds}$  is essentially constant (Saturated)

## Transistor Gain $(\beta)$

- $\beta = (\mu \epsilon / t_{ox})(W/L)$ Layout dependent Process-dependent
  - $\mu$  = mobility of carriers (cm<sup>2</sup> / V•s)
    - Note that N-type is  $\sim$ 3X as good as P-type
  - $\varepsilon$  = permittivity of gate insulator (oxide)
    - $\varepsilon = 3.9 \ \varepsilon_0 \text{ for SiO}_2 \ (\varepsilon_0 = 8.85 \text{x} 10^{-14} \text{ F/cm})$
  - $t_{ox}$  = thickness of gate insulator (oxide)
  - Also,  $\varepsilon/t_{ox} = C_{ox}$  The oxide capacitance
    - $\beta = (\mu C_{ox})(W/L) = k'(W/L) = KP(W/L)$
- ◆ Increase W/L to increase gain

# Example

- We will be using an old 0.5/0.6 μm process for your project
  - From ON Semiconductor
  - $t_{ox} = 100 \text{ Å}$
  - $\mu = 350 \text{ cm}^2 / \text{ V*s}$
  - $V_t = 0.7 V$
- Plot I<sub>ds</sub> vs. V<sub>ds</sub>
  - $V_{gs} = 0, 1, 2, 3, 4, 5$



• Use W/L = 4/2  $\lambda$   $\beta = \mu C_{ax} \frac{W}{L} = (350) \left( \frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left( \frac{W}{L} \right) = 120 \frac{W}{L} \mu A / V^2$ 

#### Example


- We will be using an old 0.5/0.6 μm process for your project
  - From ON Semiconductor

• 
$$t_{ox} = 100 \text{ Å}$$

• 
$$\mu = 350 \text{ cm}^2/\text{ V*s}$$
  
•  $V_t = 0.7 \text{ V}$ 

$$V_t = 0.7 V$$

$$C_{ox} = \varepsilon/t_{ox}$$




$$\beta = \mu C_{ox} \frac{W}{L} = (350) \left( \frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left( \frac{W}{L} \right) = 120 \frac{W}{L} \mu A / V^2$$

#### "Saturated" Transistor


- In the  $V_{ds} > (V_{gs} V_t) > 0$  case
  - I<sub>ds</sub> Current is effectively constant
  - Channel is "pinched off" and conduction is accomplished by drift of carriers
- Voltage across pinched off channel (i.e. V<sub>ds</sub>) is fixed at  $V_{gs} - V_t$ 
  - This is why you don't use an N-type to pass 1's!
  - High voltage is degraded by  $V_t$
  - Depletion region is lost at  $V_{ds} = (V_{gs} V_t)$

# Aside: N-type Pass Transistors




- ◆ If it weren't for the threshold drop, N-type pass transistors (without the P-type transmission gate) would be nice
  - 2-way Mux Example...

# N-type Pass Transistors




• Is this a good design using an nMOS pass transistor?

# N-type Pass Transistors




- One one hand, the degraded high voltage from the pass transistor will be restored by the inverter
- On the other hand, the P-device may not turn off completely resulting in extra power being used

# N-type Pass Transistors



- One option is a "keeper" transistor fed back from the output
  - $\bullet$  This pulls the internal node high when the output is 0
  - But is disconnected when output is high
- Make sure the size is right...(i.e. weak)



#### Back to the Saturated Transistor

- What influences the constant I<sub>ds</sub> in the saturated case?
  - Channel length
  - Channel width
  - Threshold voltage V<sub>t</sub>
  - Thickness of gate oxide
  - Dielectric constant of gate oxide
  - Carrier mobility  $\mu$
  - Velocity Saturation

#### Back to the Saturated Transistor

- What influences the constant I<sub>ds</sub> in the saturated case?
  - Channel length
  - Channel width
  - Threshold voltage V<sub>t</sub>
  - Thickness of gate oxide
  - Dielectric constant of gate oxide
  - Carrier mobility  $\mu$
  - Velocity Saturation

# Threshold Voltage: V<sub>t</sub>


- The  $V_{gs}$  voltage at which  $I_{ds}$  is essentially 0
  - $V_t = .77v$  for nmos and -.92v for pmos in our process
  - $\blacksquare$  Tiny  $I_{ds}$  is exponentially related to  $V_{gs},\,V_{ds}$
  - Take 6770 & 6720 for "subthreshold" circuit ideas
- V<sub>t</sub> is affected by
  - Gate conductor material
  - Gate insulator material
  - Gate insulator thickness
  - Channel doping
  - Impurities at Si/insulator interface
  - Voltage between source and substrate (V<sub>sb</sub>)



# Basic DC Equations for Ids

- Cutoff Region
  - $\mathbf{V}_{gs} < \mathbf{V}_{t}$ ,  $\mathbf{I}_{ds} = \mathbf{0}$
- Linear Region

  - Note that this is only "linear" if  $V_{ds}^2/2$  is very small, i.e.  $V_{ds} << V_{gs} V_t$
- Saturated Region
  - $\bullet \ 0 < (V_{gs} V_t) < V_{ds} \ , \quad \ I_{ds} = \beta [(V_{gs} V_t)^2/2]$



# $\beta = \frac{\mu \varepsilon}{t_{ox}} (\frac{W}{L}) = \mu C_{ox} (\frac{W}{L})$

Vgs2 Vgs1 **Cutoff Region** 

**Ids Curves** 

$$V_{gs} < V_t$$
$$I_{ds} = 0$$

Triode (Linear) Region


$$V_{gs} - V_t > V_{ds} > 0$$


$$I_{ds} = \beta \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

Saturation Region

$$V_{ds} > (V_{gs} - V_t) > 0$$


$$I_{ds} = \beta \frac{(V_{gs} - V_t)^2}{2}$$






# P-type Transistors

- Source is Vdd instead of GND
  - $V_{sg} = (Vdd Vin),$  $V_{sd} = (Vdd - Vout), V_t \text{ is negative}$
- Cutoff:  $(Vdd-Vin) < -V_t$ ,  $I_{ds}=0$
- Linear Region
  - $(Vdd-Vout) < (Vdd Vin + V_t)$  $I_{ds} = \beta[(Vdd-Vin+V_t)(Vdd-Vout) - (Vdd-Vout)^2/2]$
- Saturated Region
  - $((Vdd Vin) + V_t) < (Vdd Vout)$  $I_{ds} = \beta[(Vdd - Vin + V_t)^2/2]$






Pass Transistor Ckts
$$\begin{array}{c}
V_{DD} \\
V_{DD}
\end{array}$$

$$\begin{array}{c}
V_{DD}
\end{array}$$

$$\begin{array}{c}
V_{DD} \\
V_{DD}
\end{array}$$

$$\begin{array}{c}
V_{DD}
\end{array}$$



#### 2<sup>nd</sup> Order Effects

- Quick introduction to effects that degrade the "digital" assumptions and models we have presented about our transistors so far.
  - This will be covered in more detail in Advanced VLSI 6770
  - You will learn how to relate them to designs
- Introductory material in this class
  - In a nutshell nothing works as well as you think it should! 😂


#### 2<sup>nd</sup> Order Effect: Velocity Saturation

- With weak fields, current increases linearly with lateral electric field
- At higher fields, carrier drift velocity rolls off and saturates
  - Due to carrier scattering
  - Result is less current than you think!
  - For a  $2\mu$  channel length, effects start around 4v Vdd
  - For 180nm, effects start at 0.36v Vdd!



#### 2<sup>nd</sup> Order Effect: Velocity Saturation

- When the carriers reach their speed limit in silicon...
  - Channel lengths have been scaled so that vertical and horizontal EM fields are large and interact with each other



#### 2<sup>nd</sup> Order Effect: Velocity Saturation


- When the carriers reach their speed limit in silicon...
  - $\bullet$  Means that relationship between  $I_{ds}$  and  $V_{gs}$  is closer to linear than quadratic
  - Also the saturation point is smaller than predicted
  - For example, 180nm process
    - $1^{st}$  order model = 1.3v
    - Really is 0.6v

#### 2<sup>nd</sup> Order Effect: Velocity Saturation

- This is a basic difference between long- and short-channel devices
  - The strength of the horizontal EM field in a short channel device causes the carriers to reach their velocity limit early
  - Devices saturate faster and deliver less current than the quadratic model predicts


#### 2<sup>nd</sup> Order Effect: Velocity Saturation


- ◆ Consider two devices with the same W/L ratio in our process (V<sub>gs</sub>=5v, Vdd=5v)
  - 100/20 vs 3/0.6
  - They should have the same current...
  - Because of velocity saturation in the short-channel device, it has ~50% less current!



# 2<sup>nd</sup> Order Effect: Body Effect

- A second order effect that raises V<sub>t</sub>
- Recall that V<sub>t</sub> is affected by V<sub>sb</sub> (voltage between source and substrate)
  - Normally this is constant because of common substrate
  - But, when transistors are in series, Vsb
     (V<sub>s</sub> V<sub>substrate</sub>) may be
     V<sub>t2</sub> > V<sub>t</sub>
     different





# 2<sup>nd</sup> Order Effect: Body Effect

- Consider an nmos transistor in a 180nm process
  - Nominal V<sub>t</sub> of 0.4v
  - Body is tied to ground
  - How much does the V<sub>t</sub> increase if the source is at 1.1v instead of 0v?
  - Because of the body effect,
     V<sub>t</sub> increases by 0.28v to be 0.68v!

# Channel Length Modulation


#### Channel Length Modulation -


Channel length is a function of Vds. When Vds increase, the depletion region of the pinch off at drain shorten the channel length.

$$L_{eff} = L = L_{short}$$

$$L_{short} = \sqrt{2 \frac{\varepsilon_{si}}{qN_A} (V_{ds} - (V_{gs} - V_t))}$$

$$Ids = \frac{kW}{2L}(V_{gs} - V_t)^2 (1 + \lambda V_{ds})$$





#### **Mobility Variation**

#### Mobility Variation -

The mobility of the carrier decreases when the carrier density increases. Therefore, when Vgs is large. The density of the carrier in the channel increases. As a result, the mobility decreases.

$$\mu = \frac{A \text{ verage \_ carrier \_ drift \_ velocity}(V)}{Electrical \_ Frield (E)}$$

$$\mu_n = 600 \text{ cm}^2 / V \cdot \text{sec}$$

$$\mu_p = 250 \text{ cm}^2 / V \cdot \text{sec}$$

## Other 2<sup>nd</sup> Order Effects

#### Fowler-Nordheim Tunneling

When the gate oxide is very thin, a current can flow from gate to source by electron tunneling through the gate oxide.

$$I_{FN} = C_1 W L E_{ox}^2 e^{\frac{-E_o}{E_{ox}}}$$

$$E_{ox} = \frac{Vgs}{t_{ox}}$$

#### Drain Punchthrough

When the drain voltage is high enough, the depletion region around the drain may extend to the source. Thus, causing current to flow irrespective of the gate voltage.


#### Other 2<sup>nd</sup> Order Effects

· Impact Ionization - Hot Electrons

When the source-drain electric field is too large, the electron speed will be high enough to break the electron-hole pair. Moreover, the electrons will penerate the gate oxide, causing a gate current.


Subthreshold Region


The cutoff region is also referred to as the subthreshold region, where Ids increase exponentially with Vds and Vgs.



# **Inverter Switching Point**


- Inverter switching point is determined by ratio of βn/βp
  - If  $\beta n/\beta p = 1$ , then switching point is Vdd/2
- ► If W/L of both N and P transistors are equal
  - Then  $\beta n/\beta p = \mu_n/\mu_p =$  electron mobility / hole mobility
  - This ratio is usually between 2 and 3
  - Means ratio of  $W_{ptree}/W_{ntree}$  needs to be between 2 and 3 for  $\beta n/\beta p = 1$
  - For this class, we'll use  $W_{ptree}/W_{ntree} = 2$







#### Gate Sizes

- ◆ Assume minimum inverter is Wp/Wn = 2/1 (L = Lmin, Wn = Wmin, Wp = 2Wn)
  - This becomes a 1x inverter
- ◆ To drive larger capacitive loads, you need more gain, more I<sub>ds</sub>
  - Double Wn and Wp to get 2x inverter
  - Wp/Wn is still 2/1, but inverter has twice the gain (current drive)
  - Not always a linear relationship...








## Inverter Noise Margin

- ▶ To maximize noise margins, select logic levels at:
  - Unity gain point of DC transfer characteristic



# Performance Estimation

- First we need to have a model for resistance and capacitance
  - Delays are caused (to first order) by RC delays charging and discharging capacitors
- All these layers on the chip have R and C associated with them
- Low level analog circuit simulations
  - Spectre or HSPICE
- High level PrimeTime simulations
  - In 6770...



- $R = (\rho/t)(L/W) = R_s(L/W)$ 
  - $\rho$  = resistivity of the material
  - t = thickness
  - $R_s$  = sheet resistance in  $\Omega$ /square
- Typical
   values of R<sub>s</sub>
   in our process

	Min	Тур	Max
M3	0.04	0.05	0.08
M1, M2	0.07	0.08	0.1
Poly	20	25	40
Poly2	40	50	60
N(P)-active	60 (70)	90 (120)	120 (160)
Nwell	1k	2k	5k

# Capacitance

- Three main forms:
  - Gate capacitance (gate of transistor)
  - Diffusion capacitance (drain regions)
  - Routing capacitance (metal, etc.)

$$C_g = C_{gb} + C_{gs} + C_{gd}$$
  
Approximated by  
 $C = C_{ox}A$   
 $C_{ox} =$ thin oxide cap  
 $A =$ area of gate

## Routing Capacitance

- First order effect is layer->substrate
  - Approximate using parallel plate model
  - $C = (\varepsilon/t)A$ 
    - $\varepsilon$  = permittivity of insulator
    - t = thickness of insulator
    - $\bullet$  A = area
  - Fringing fields increase effective area
- Capacitance between layers becomes very complex to simulate!
  - Crosstalk issues...


#### Distributed RC on Wires

- Wires look like distributed RC delays
  - Long resistive wires can look like transmission lines
  - Inserting buffers can really help delay




- $T_n = RC_n(n+1)/2$
- $T = KRCL^2/2$  as the number of segments becomes large
  - K = constant (i.e. 0.7) (accounts for rise/fall times)
  - R = resistance per unit length
  - C = capacitance per unit length
  - L = length of wire

## RC Wire Delay Example



- $R = 20\Omega/sq$
- $C = 4 \times 10^{-4} \text{ pF/um}$
- ◆ L = 2mm
- K = 0.7
- $T = KRCL^2/2$
- T =  $(0.7) (20) (4 \times 10^{-15})(2000)^2 / 2 \text{ s}$ 
  - delay = 11.2 ns


# RC Wire/Buffer Delay Example



- Now split into 2 segments of 1mm with a buffer
- $T = 2 \times (0.7)(20)(4\times10^{-15})(1000)^2/2 + T_{buf}$ = 5.6ns +  $T_{buf}$
- ◆ Assuming T<sub>buf</sub> is less than 5.6ns (which it will be), the split wire is a win


## Another Example: Clock

- ◆ 50pF clock load distributed across 10mm chip in 1um metal
  - Clock length = 20mm
  - $R = 0.05\Omega/sq$ , C = 50pF/20mm
  - T =  $(0.7)(RC/2)L^2 = (0.7)(6.25X10^{-17})(20,000)^2$ = 17.5ns



#### Different Distribution Scheme


- Put clock driver in the middle of the chip
- Widen clock line to 20um wires
  - Clock length = 10mm
  - $R = 0.05\Omega/sq$ , C = 50pF/20mm
  - $T = (0.7)(RC/2)L^2 = (0.7)(0.31X10^{-17})(10,000)^2$ = 0.22ns
  - Reduces R by a factor of 20, L by 2 ©
  - Increases C a little bit (clock load still 50pF)



1um vs 20um

# Capacitance Design Guide

- Get a table of typical capacitances per unit square for each layer
  - Capacitance to ground
  - Capacitance to another layer
- Add them up...
- See, for example, Figure 6.12 in your text








- How much wire can you use in a conducting layer before the RC delay approaches that of a unit inverter?
  - Metal3 = 2,500u
  - Metal2 = 2,000u
  - Metal1 = 1,250u
  - Poly = 50u
  - Active = 15u


# **Propagation Delay**

- □ Recall that it takes time to charge capacitors
- □ Recall that the gate of a transistor looks like a capacitor
- ☐ Wires have resistance and capacitance also!











# Where to Measure Delay?

If use 50% point (input) to 50% point (output), can produce negative delays (slow input slope, fast output slope).

A better way is to use the 30% and 70% points on the signals.






# What Affects Gate Delay?

- Environment
  - Increasing Vdd improves delay
  - Decreasing temperature improves delay
  - Fabrication effects, fast/slow devices
- Usually measure delay for at least three cases:
  - Best high Vdd, low temp, fast N, Fast P
  - Worst low Vdd, high temp, slow N, Slow P
  - Typical typ Vdd, room temp (25C), typ N, typ P

#### **Process Corners**

- When parts are specified, under what operating conditions?
- Temp: three ranges
  - Commercial: 0 C to 70 C
  - Industrial: -40 C to 85 C
  - Military: -55 C to 125 C
- ◆ Vdd: Should vary ± 10%
  - 4.5 to 5.5v for example
- Process variation:
  - Each transistor type can be slow or fast





# What Else Affects Gate Delay?


Input slew and output load both effect timing. For a FIXED input slope, FIXED environment, a simple timing model is:


Thoload is the delay of the gate with no external load.

K is different for TPLH, TPHL since it represents the channel resistance. Same equation is used for Slew values.











#### Effective Resistance

- Shockley models have limited value
  - Not accurate enough for modern transistors
  - Too complicated for much hand analysis
- Simplification: treat transistor as resistor
  - Replace I<sub>ds</sub>(V<sub>ds</sub>, V<sub>gs</sub>) with effective resistance R
     I<sub>ds</sub> = V<sub>ds</sub>/R
  - R averaged across switching of digital gate
- Too inaccurate to predict current at any given time
  - But good enough to predict RC delay

# RC Delay Model

- Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance R, capacitance C
  - Unit pMOS has resistance 2R, capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width





# **RC** Values

- Capacitance
  - $C = C_g = C_s = C_d = 2$  fF/ $\mu$ m of gate width
  - Values similar across many processes
- Resistance
  - $R \approx 6 \text{ K}\Omega^*\mu\text{m}$  in 0.6um process
  - Improves with shorter channel lengths
- Unit transistors
  - May refer to minimum contacted device  $(1.2\mu/0.6\mu)$
  - Or maybe 1 μm wide device
  - Doesn't matter as long as you are consistent

# Inverter Delay Estimate

• Estimate the delay of a fanout-of-1 inverter

# Inverter Delay Estimate

• Estimate the delay of a fanout-of-1 inverter


# Inverter Delay Estimate

• Estimate the delay of a fanout-of-1 inverter

# **Inverter Delay Estimate**


• Estimate the delay of a fanout-of-1 inverter

A 
$$\downarrow 2$$
  $\downarrow 2$   $\downarrow$ 



#### What About Gates in Series

- Basically we want every gate to have the delay of a "standard inverter"
  - Standard inverter starts with 2/1 P/N ratio
- Gates in series? Sum the conductance to get the series conductance
- $\beta$ n-eff = 1/( 1/ $\beta$ 1 + 1/ $\beta$ 2 + 1/ $\beta$ 3)
  - $\beta$ n-eff =  $\beta$ n/3
- Effect is like increasing L by 3
  - Compensate by increasing W by 3



### **Power Dissipation**

- Three main contributors:
  - 1. Static leakage current (P<sub>s</sub>)
  - Dynamic short-circuit current during switching (P<sub>sc</sub>)
  - Dynamic switching current from charging and discharging capacitors (P<sub>d</sub>)
- Becoming a HUGE problem as chips get bigger, clocks get faster, transistors get leakier!
  - Power typically gets dissipated as heat...

### Static Leakage Power


- Small static leakage current due to:
  - Reverse bias diode leakage between diffusion and substrate (PN junctions)
  - Subthreshold conduction in the transistors
- Leakage current can be described by the diode current equation
  - $I_o = i_s(e^{qV/kT} 1)$
  - Estimate at 0.1nA 0.5nA per device at room temperature

### Static Leakage Power

- That's the leakage current
- For static power dissipation:
  - $P_s = SUM \ of \ (I \ X \ Vdd)$  for all n devices
  - For example, inverter at 5v leaks about 1-2 nW in a .5u technology
  - Not much...
  - ...but, it gets MUCH worse as feature size shrinks!

# **Short-Circuit Dissipation**

- When a static gate switches, both N and P devices are on for a short amount of time
  - Thus, current flows during that switching time



### **Short-Circuit Dissipation**

- So, with short-circuit current on every transition of the output, integrate under that current curve to get the total current
  - It works out to be:
  - $P_{sc} = \beta/12(Vdd 2Vt)^3 (Trf / Tp)$
  - Assume that Tr = Tf, Vtn = -Vtp, and  $\beta n = \beta p$
  - Note that Psc depends on B, and on input waveform rise and fall times

### **Short-Circuit Dissipation**


- so, with short-circuit current are is any transition of the output, indeside funder that current curve to get that output of the name of the output of the plane.
  It works out to less the output of the plane.
  P<sub>sc</sub> = β/12e and that stally p)
  Assuraction regulation negligible.
  Assuraction of the output, indesided in the plane.
  Assuraction of the output, indesided in the plane.
  Note that Burrelepends on B, and on input wavefotal rise and fall times So, with short-circuit current

### **Dynamic Dissipation**

- Charging and discharging all those capacitors!
  - By far the largest component of power dissipation
  - $P_d = C_L V_{dd}^2 f$
- Watch out for large capacitive nodes that switch at high frequency
  - Like clocks...


#### **Total Power**


- These are pretty rough estimates
- It's hard to be more precise without CAD tool support
  - It all depends on frequency, average switching activity, number of devices, etc.
  - There are programs out there that can help
- But, even a rough estimate can be a valuable design guide




### **Heat Dissipation**

- 60 W light bulb has surface area of 120 cm<sup>2</sup>
- Core2 Duo die dissipates 75 W over 1.4 cm<sup>2</sup>
  - Chips have enormous power densities
  - Cooling is a serious challenge
- Graphics chips even worse
  - NVIDIA GTX480 250 W in  $\sim 3$  cm<sup>2</sup>
- Package spreads heat to larger surface area
  - Heat sinks may increase surface area further
  - Fans increase airflow rate over surface area
  - Liquid cooling used in extreme cases (\$\$\$)







#### Power Management on Pentium 4


- Over 400 power-saving features!
  - 20% of features = 75% of saved power
- Clock throttling
  - Thermal diode temperature sensor
  - Stop clock for a few microseconds
  - Output pin can be used by system to trigger other responses
- SpeedStep technology for mobile processors
  - Switch to lower frequency and voltage
  - Depends on whether power source is battery or AC
  - Can be manually overridden by Windows control panel

 ${\it "Managing the Impact of Increasing Microprocessor Power Consumption", Intel Technology Journal, Q1~2001}$ 

#### Pentium 4 Multi-level Powerdown

- Level 0 = Normal operation (includes thermal throttle)
- Level 1 = Halt instructions (less processor activity)
- Level 2 = Stop Clock (internal clocks turn off)
- Level 3 = Deep sleep (remove chip input clock)
- Level 4 = Deeper sleep (lower Vdd by 66%)
  - For "extended periods of processor inactivity"
  - QuickStart technology resume normal operation from Deeper Sleep
- Note: We haven't even talked about <u>system</u> powerdown modes, like removing power from processor, stopping hard disks, dimming or turning off the display...

"Managing the Impact of Increasing Microprocessor Power Consumption", Intel Technology Journal, Q1 2001



# **Graphics Card Power**

- 3GHz P4 (2005): 6 GFLOPS peak ~65-115watts
- NVIDIA GeForce FX5900 (2004): 53 GFLOPS
  - 128 FP units in parallel at 450MHz
- NVIDIA GeForce 7800 (2006) GTX512: 200 GFLOPS
  - 192 FP units at 550 MHz, 80 watts
- NVIDIA GeForce GTX 480 (2010): 1.35 TFLOPS
  - 480 cores, 1.4GHz, 250 watts... 105°C
  - 1.5 GB GDDR5, 384 bit interface, 177.4 GB/sec
  - 3B transistors in 40nm CMOS

Graphics Chip Architecture  SMX Warp Scheduler Warp															teh		
	FERMI GF100	FERMI GF104	KEPLER GK104	KEPLER GK110	OP U	-	IST SI	U Co	re Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	=
Compute Capability	2.0	2.1	3.0	3.5	DP U	-	IST SE	U Co	xe Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	=
Threads / Warp	32	32	32	32	DP Ur	-	IST SE	U C	re Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	=
Max Warps / Multiprocessor	48	48	64	64	DP U	-	IST SE	u c	re Con	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	=
Max Threads / Multiprocessor	1536	1536	2048	2048	DP Ur	-	LIST SI	U Co	re Core	Core	DP Unit	Core	Core	Core	DP Unit		SFU
Max Thread Blocks / Multiprocessor	8	8	16	16	DP Ur	u	LIST SE	U Co	xx Con	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU
32-bit Registers / Multiprocessor	32768	32768	65536	65536	DP Ur		UST SI	U Co	re Core	Core	DP Unit	Core	Core	Core	DP Unit	LOST	SFU
Max Registers / Thread	63	63	63	255	DP Ur	u	IST SE	U Co	re Con	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU
Max Threads / Thread Block	1024	1024	1024	1024	DP Ur		IST SF	U Co	ке Сол	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Shared Memory Size Configurations (bytes)	16K	16K	16K	16K	DP Ur	u	LIST SF	U Co	re Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU
	48K	48K	32K	32K	DP U	u	UST SE	U Co	ke Core	Core	DP Unit	Core	Core	Core	DP Unit	LOST	SFU
			48K	48K	DP Ur	u	LIST SE	U Co	xe Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Max X Grid Dimension	2^16-1	2^16-1	2^32-1	2^32-1	DP Ur	ii u	IST SF	U Co	xe Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU
Hyper-Q	No	No	No	Yes	DP Ur	u	IST SI	U Co	re Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU
Dynamic Parallelism  Compute Capability of Fermi and Kepler GPUs	No	No	No	Yes	DP Ur		UST SF	U Co	re Core	Core	DP Unit	Core	Core	Core	OP Unit	LOST	SFU
Compute Capability of Fermi and Repier GPUS		H		Interconnect Network  64 KB Shared Memory / L1 Cache  48 KB Read-Only Data Cache													
				Tex Tex			Гех	Ţ	Tex		Te			Tex	Ī	Tex	
			Tex 1	Tex Tex			Гех	1	Tex		Te	×		Tex		Tex	

