



## Display Technology

- Images stolen from various locations on the web...


## Cathode Ray Tube




## Cathode Ray Tube




## Raster Scanning







## Electron Gun





## Beam Steering Coils





## Color




## Shadow Mask and Aperture Grille






# DLP Projector





# LCoS

- Liquid Crystal on Silicon
  - Put a liquid crystal between a reflective layer on a silicon chip





## Grating Light Valve (GLS)



- ▶ lots (8000 currently) of micro ribbons that can bend slightly
  - ▶ Make them reflective
  - ▶ The bends make a diffraction grating that controls how much light goes where
  - ▶ Scan it with a laser for high light output
  - ▶ 4000 pixel wide frame at 60Hz

## Grating Light Valve (GLS)








## VGA

- ▶ Stands for Video Graphics Array
- ▶ A standard defined by IBM back in 1987
  - ▶ 640 x 480 pixels
  - ▶ Now superseded by much higher resolution standards...
- ▶ Also means a specific analog connector
  - ▶ 15-pin D-subminiature VGA connector




## VGA Connector




<b>1:</b> Red out	<b>6:</b> Red return (ground)	<b>11:</b> Monitor ID 0 in
<b>2:</b> Green out	<b>7:</b> Green return (ground)	<b>12:</b> Monitor ID 1 in or data from display
<b>3:</b> Blue out	<b>8:</b> Blue return (ground)	<b>13:</b> Horizontal Sync
<b>4:</b> Unused	<b>9:</b> Unused	<b>14:</b> Vertical Sync
<b>5:</b> Ground	<b>10:</b> Sync return (ground)	<b>15:</b> Monitor ID 3 in or data clock

## Raster Scanning






# Raster Scanning



# VGA Horizontal Timing


Horizontal Dots	640	
Vertical Scan Lines	480	60Hz vertical frequency
Horiz. Sync Polarity	NEG	
A ( $\mu$ s)	31.77	Scanline time
B ( $\mu$ s)	3.77	Sync pulse length
C ( $\mu$ s)	1.89	Back porch
D ( $\mu$ s)	25.17	Active video time
E ( $\mu$ s)	0.94	Front porch





## VGA Timing Summary



Symbol	Parameter	Vertical Sync			Horizontal Sync	
		Time	Clocks	Lines	Time	Clocks
$T_S$	Sync pulse time	16.7 ms	416,800	521	32 $\mu$ s	800
$T_{DISP}$	Display time	15.36 ms	384,000	480	25.6 $\mu$ s	640
$T_{PW}$	Pulse width	64 $\mu$ s	1,600	2	3.84 $\mu$ s	96
$T_{FP}$	Front porch	320 $\mu$ s	8,000	10	640 ns	16
$T_{BP}$	Back porch	928 $\mu$ s	23,200	29	1.92 $\mu$ s	48



60 Hz refresh and 25MHz pixel clock

## Relaxed VGA Timing

- ▶ This all sounds pretty strict and exact...
- ▶ It's not really... The only things a VGA monitor really cares about are:
  - ▶ Hsync
  - ▶ Vsync
  - ▶ Actually, all it cares about is the falling edge of those pulses!
  - ▶ The beam will retrace whenever you tell it to
  - ▶ It's up to you to make sure that the video signal is 0v when you are not painting (i.e. retracing)



## VGA on Spartan3e Starter




Figure 6-1: VGA Connections from Spartan-3E Starter Kit Board

## VGA Voltage Levels

- ▶ Voltages on R, G, and B determine the color
  - ▶ Analog range from 0v (off) to +0.7v (on)
  - ▶ But, our pads produce 0-5v outputs!

## VGA Voltage Levels

- ▶ Voltages on R, G, and B determine the color
  - ▶ Analog range from **0v** (off) to **+0.7v** (on)
  - ▶ But, our pads produce 0-5v outputs!
  - ▶ For B&W output, just tie RGB together and let 0v=black and 5v=white
    - ▶ This overdrives the input amps, but won't really hurt anything
  - ▶ For color you can drive R, G, B separately
    - ▶ Of course, this is only 8 colors (including black and white)
    - ▶ Requires storing three bits at each pixel location

## VGA on Spartan3e Starter


Table 6-1: 3-Bit Display Color Codes

VGA_RED	VGA_GREEN	VGA_BLUE	Resulting Color
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Cyan
1	0	0	Red
1	0	1	Magenta
1	1	0	Yellow
1	1	1	White





## More colors

- ▶ More colors means more bits stored per pixel
- ▶ Also means D/A conversion to 0 to 0.7v range




## More Colors (Xess)






## What to Display?

- ▶ You need data to display on the screen...
  - ▶ Brute force: put it all in a giant ram that has the same resolution as your screen and just walk through the RAM as you paint the screen
  - ▶ More clever: Fill a row buffer with data for a scan line
  - ▶ Multi-level: Fill a (smaller) row buffer with pointers to glyphs that are stored in another RAM/ROM
- ▶ Just keep track of where the beam is and where your data is...




## VGA Breakdown

- ▶ vgaControl
  - ▶ Generate timing pulses at the right time
  - ▶ hSync, vSync, bright, hCount, vCount
- ▶ bitGen
  - ▶ Based on bright, hCount, vCount, turn on the bits



## 3 Types of bitGen

- ▶ Bitmapped
- ▶ Character/Glyph – based
- ▶ Hard-coded



## 3 Types of bitGen

- ▶ Bitmapped
  - ▶ Frame buffer holds a separate rgb color for every pixel
  - ▶ bitGen just grabs the pixel based on hCount and vCount and splats it to the screen
  - ▶ Chews up a LOT of memory
  - ▶ This memory would have to be off-chip...

## 3 Types of bitGen

### ▶ Character/Glyph-based


- ▶ Break screen into nxm pixel chunks (e.g. 8x8)
- ▶ For each chunk, point to one of k nxm glyphs
- ▶ Those glyphs are stored in a separate memory
- ▶ For 8x8 case (for example)
  - ▶ glyph number is hCount and vCount minus the low three bits
  - ▶ glyph bits are the low-order 3 bits in each of hCount and vCount
  - ▶ Figure out which screen chunk you're in, then reference the bits from the glyph memory

## 3 Types of bitGen

### ▶ Direct Graphics


- ▶ Look at hCount and vCount to see where you are on the screen
- ▶ Depending on where you are, force the output to a particular color
- ▶ Tedious for complex things, nice for large, static things

```
parameter BLACK = 3' b 000, WHITE = 3' b 111, RED = 3' b 100;  
// paint a white box on a red background  
always@(*)  
    if (~bright) rgb = BLACK; // force black if not bright  
    // check to see if you're in the box  
    else if (((hCount >= 100) && (hCount <= 300)) &&  
            ((vCount >= 150) && (vCount <= 350))) rgb = WHITE;  
    else rgb = RED; // background color
```




## VGA Memory Requirements

- ▶ 640x480 VGA (bitmapped)
  - ▶ 307,200 pixels
  - ▶ 3 bits per pixel
  - ▶ Imagine using 24 bits per memory location (8 pixels)
  - ▶ 38.4 K-words with 24-bit words for 640x480
    - ▶ 115.2 K-bytes
  - ▶ FAR larger than you can put on your chip...
  - ▶ Not so bad with an off-chip RAM




## VGA Memory Requirements

- ▶ 320x240 VGA (bitmapped)
  - ▶ 76,800 pixels
  - ▶ Each stored pixel is 2x2 screen pixels
  - ▶ 3 bits per pixel
  - ▶ 8 pixels per 24-bit word (for example)
  - ▶ 9.6k 24-bit words needed
    - ▶ 28.8 K-bytes
  - ▶ Much more realistic...but still significant memory if you want to put it on-chip




## VGA Memory Requirements

- ▶ 80 char by 60 line display (8x8 glyphs)
  - ▶ 4800 locations
  - ▶ Each location has one of 256 char/glyphs
  - ▶ 8-bits per location
    - ▶ 2 locations per 16-bit word?
    - ▶ 2400 words for the frame buffer
  - ▶ Each char/glyph is (say) 8x8 pixels
    - ▶ results in 640x480 display...
  - ▶ 8x8x256 bits for char/glyph table
    - ▶ 16kbits (1k words) for char/glyph table
    - ▶ Will this fit on your chip?



## VGA Memory Requirements

- ▶ 80 char by 60 line display (8x8 glyphs)
  - ▶ 4800 locations
  - ▶ Each location has one of 64 char/glyphs
  - ▶ 6-bits per location
    - ▶ 4 locations per 24-bit word?
    - ▶ 1200 words for frame buffer?
  - ▶ Each char/glyph is (say) 8x8 pixels
    - ▶ results in 640x480 display...
  - ▶ 8x8x64 bits for char/glyph table
    - ▶ 4kbits for char/glyph table (32 words, 128 b/word)
    - ▶ Will this fit on your chip?



## CharROM

The Character ROM contains the 64 member ASCII upper-case character set. The characters are addressed with a 5-bit binary address A[4:0] and a 16-bit unary decoded address, nOE0-nOE120. The Character ROM outputs a single row of the selected character at a time on the signals T[7:0].

A[4:3] decodes one of the four rows of 16 characters in the ROM.

A[4:3] == 0	- first row	" !"#\$%&'()*+,-./"
A[4:3] == 1	- second row	"0123456789:;<=>?"
A[4:3] == 2	- third row	"@ABCDEFGHIJKLMNO"
A[4:3] == 3	- fourth row	"PQRSTUVWXYZ[\]^_"

The sixteen signals nOE0, nOE8, nOE16, nOE24, nOE32, nOE40, nOE48, nOE56, nOE64, nOE72, nOE80, nOE88, nOE96, nOE104, nOE112, nOE120 select one of the sixteen columns of of four characters. These signals are active low and only one is asserted at any time. For instance, nOE0==0 selects the first column with the four characters " 0@P" in it and nOE7==0 selects " '7GW".

A[2:0] decodes one of the eight character rows. For instance, if the character "A" is selected with A[4:3]==2 and nOE8 then A[2:0] will produce the following binary output on T[7:0].


	Binary	Visible Output
A[2:0] == 0 - first row	00011100	***
A[2:0] == 1 - second row	00100010	* *
A[2:0] == 2 - third row	00100010	* *
A[2:0] == 3 - fourth row	00111110	*****
A[2:0] == 4 - fifth row	00100010	* *
A[2:0] == 5 - sixth row	00100010	* *
A[2:0] == 6 - seventh row	00100010	* *
A[2:0] == 7 - eighth row	00000000	



## CharROM

Fit the charROM into a VGA system

- hVideo walks along the row
- vVideo picks which row to walk along



## Two Lines of Text

```
name rom
32 characters of six bits each
:16 32 6
00 ;
00 ;
28 ; H
25 ; E
2C ; L
2C ; L
2F ; O
00 ;
37 ; W
2F ; O
32 ; R
2C ; L
24 ; D
00 ;
00 ;
00 ;
33 ; S
25 ; E
34 ; T
00 ;
2D ; M
25 ; E
00 ;
26 ; F
32 ; R
25 ; E
25 ; E
00 ;
00 ;
00 ;
```

- ▶ Character Function...
  - ▶ ... i.e. Frame Buffer
- ▶ 16 characters/line x 8 pixels/char = 128pixels
- ▶ 6 bits to address a character
  - ▶ A[4:3] = row of CharRom
  - ▶ R[2:0] = column of CharRom
  - ▶ A[2:0] = row of character



## makemem Limits

- ▶ Number of rows is limited to **64** by address decoder design
  - ▶ **Columns are not restricted**
- ▶ For ROM you can add a tristate bus at the output which is another level of decoding
  - ▶ **width must be an even number**
- ▶ SRAM has single, dual, and triple port options
  - ▶ But, fabricated versions are very uneven...

## ROM vs. Verilog

```

name rom
32 characters of six bits each
:16 32 6
00 :
00 :
28 : H
25 : E
2C : L
2C : L
2F : O
00 :
37 : W
2F : O
32 : R
2C : L
24 : D
00 :
00 :
33 : S
25 : E
34 : T
00 :
2D : M
25 : E
00 :
26 : F
32 : R
25 : E
25 : E
00 :
00 :
00 :

```

```

module mywords(addr, char);
input [4:0] addr;
output reg [5:0] char;

always @(addr)
begin
case(addr)
'h00 : char = 'h00 ; //
'h01 : char = 'h00 ; //
'h02 : char = 'h28 ; // H
'h03 : char = 'h25 ; // E
'h04 : char = 'h2C ; // L
'h05 : char = 'h2C ; // L
'h06 : char = 'h2F ; // O
'h07 : char = 'h00 ; //
'h08 : char = 'h37 ; // W
'h09 : char = 'h2F ; // O
'h0A : char = 'h32 ; // R
'h0B : char = 'h2C ; // L
'h0C : char = 'h24 ; // D
'h0D : char = 'h00 ; //
'h0E : char = 'h00 ; //
'h0F : char = 'h00 ; //

'h10 : char = 'h00 ; //
'h11 : char = 'h00 ; //
'h12 : char = 'h33 ; // S
'h13 : char = 'h25 ; // E
'h14 : char = 'h34 ; // T
'h15 : char = 'h00 ; //
'h16 : char = 'h2D ; // M
'h17 : char = 'h25 ; // E
'h18 : char = 'h00 ; //
'h19 : char = 'h26 ; // F
'h1A : char = 'h32 ; // R
'h1B : char = 'h25 ; // E
'h1C : char = 'h25 ; // E
'h1D : char = 'h00 ; //
'h1E : char = 'h00 ; //
'h1F : char = 'h00 ; //
endcase
end
endmodule // mywords

```




# ROM vs. Verilog

[illegible]


## ROM vs. Verilog

```
assign      twist = {8( noE0)} & ROW[ 7: 0]  
              {8( noE8)} & ROW[ 15: 8]  
              {8( noE16)} & ROW[ 23: 16]  
              {8( noE24)} & ROW[ 31: 24]  
              {8( noE32)} & ROW[ 39: 32]  
              {8( noE40)} & ROW[ 47: 40]  
              {8( noE48)} & ROW[ 55: 48]  
              {8( noE56)} & ROW[ 63: 56]  
              {8( noE64)} & ROW[ 71: 64]  
              {8( noE72)} & ROW[ 79: 72]  
              {8( noE80)} & ROW[ 87: 80]  
              {8( noE88)} & ROW[ 95: 88]  
              {8( noE96)} & ROW[103: 96]  
              {8( noE104)} & ROW[111:104]  
              {8( noE112)} & ROW[119:112]  
              {8( noE120)} & ROW[127:120];  
  
assign      T = {twist[0],twist[1],twist[2],twist[3],twist[4],twist[5],twist[6],twist[7]};  
endmodule // char10
```

## ROM vs. Verilog



## ROM size comparison



## SRAM

- Makemem also generates SRAM
  - Three different variants: single, dual, triple port
  - Each port is independent R/W
  - But, no automatic arbitration, so make sure you're not using the same address on multiple ports

**BUT! It's not working well  
Use memCellsF09 instead!!!**




Figure 5  
Write Timing



## SRAM vs FF-registers

```

module regfile #(parameter WIDTH = 8, REGBITS = 3)
    (input          clk, regwrite,
     input  [REGBITS-1:0] ra1, ra2, wa,
     input  [WIDTH-1:0]  wd,
     output [WIDTH-1:0]  rd1, rd2);
    reg [WIDTH-1:0] RAM [(1<<REGBITS)-1:0];
    // read two ports (combinational)
    // write third port on rising edge of clock
    always @(posedge clk)
        if (regwrite) RAM[wa] <= wd;

    assign rd1 = RAM[ra1];
    assign rd2 = RAM[ra2];
endmodule

```

## SRAM vs FF-registers



```

module SRAM #(parameter WIDTH = 8, REGBITS = 3)
    (input          clk, WE,
     input  [REGBITS-1:0] addr,
     input  [WIDTH-1:0]  wd,
     output [WIDTH-1:0]  data);
    reg [WIDTH-1:0] RAM [(1<<REGBITS)-1:0];

    // on clk, write if WE is high
    always @(posedge clk)
        if (WE) RAM[addr] <= wd;

    // Read asynchronously from addr
    assign data = RAM[addr];
endmodule


```




## SRAM Cell, Transistors

### 6-transistor SRAM Cell

Tricky to get this right!




## Multi-Port Register




► Register file cell with single-ended read – makes a great register file



# Array-Structured Memory




## Row Decoders




- Select exactly one of the memory rows
- Simple versions are just gates

## Pre-decode Row Decoder



- Multiple levels of decoding can be more efficient layout





## Pre-decode Row Decoder



- Other circuit tricks for building row decoders...







## Conclusions

- ▶ Try out memCellsF09 for SRAM
  - ▶ Details on the class web page
  - ▶ But, as you can see, you can't fit much on a chip
- ▶ ROMs are very useful for tables of data
  - ▶ I'd use Verilog case-statements...
- ▶ If you're using VGA
  - ▶ Check out the mini-project from 2005
  - ▶ Again, on the class website