


## MOS Capacitor

- Gate and body form MOS capacitor
- Operating modes
- Accumulation
- Depletion
- Inversion



## Transistor Characteristics

## - Three conduction characteristics

- Cutoff Region
- No inversion layer in channel
- $\mathrm{I}_{\mathrm{ds}}=0$
- Nonsaturated, or linear region
- Weak inversion of the channel
- $\mathrm{I}_{\mathrm{ds}}$ depends on $\mathrm{V}_{\mathrm{gs}}$ and $\mathrm{V}_{\mathrm{ds}}$
- Saturated region

- Strong inversion of channel
- $\mathrm{I}_{\mathrm{ds}}$ is independent of $\mathrm{V}_{\mathrm{ds}}$
- As an aside, at very high drain voltages:
- "avalanche breakdown" or "punch through"
- Gate has no control of $\mathrm{I}_{\mathrm{ds}} \ldots$


## nMOS Cutoff: $\mathrm{V}_{\mathrm{gs}}<\mathrm{V}_{\mathrm{t}}$

- No channel
- $\mathrm{I}_{\mathrm{ds}}=0$




## nMOS Linear: Vgs>Vt, small Vds



- Similar to linear resistor



## nMOS Saturation: Vds $>$ Vgs-Vt

- Channel pinches off
- Conduction by drift because of positive drain voltage
- Electrons are injected into depletion region
- $\mathrm{I}_{\mathrm{ds}}$ independent of $\mathrm{V}_{\mathrm{ds}}$
- We say that the current saturates
- Similar to current source



## Basic N-Type MOS Transistor

- Conditions for the regions of operation
- Cutoff: If $\mathrm{V}_{\mathrm{gs}}<\mathrm{V}_{\mathrm{t}}$, then $\mathrm{I}_{\mathrm{ds}}$ is essentially 0 - $\mathrm{V}_{\mathrm{t}}$ is the "Threshold Voltage"
- Linear: If $\mathrm{V}_{\mathrm{gs}}>\mathrm{V}_{\mathrm{t}}$ and $\mathrm{V}_{\mathrm{ds}}<\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)$ then $\mathrm{I}_{\mathrm{ds}}$ depends on both $\mathrm{V}_{\mathrm{gs}}$ and $\mathrm{V}_{\mathrm{ds}}$
- Channel becomes deeper as $\mathrm{V}_{\mathrm{gs}}$ goes up
- Saturated: If $\mathrm{V}_{\mathrm{gs}}>\mathrm{V}_{\mathrm{t}}$ and $\mathrm{V}_{\mathrm{ds}}>\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)$ then $\mathrm{I}_{\mathrm{ds}}$ is essentially constant (Saturated)


## Transistor Gain ( $\beta$ )

- $\beta=\left(\mu \varepsilon / \mathrm{t}_{\mathrm{ox}}\right)(\mathrm{W} / \mathrm{L}) \overbrace{\text { Layout dependent }}$ Process-dependent
- $\mu=$ mobility of carriers ( $\mathrm{cm}^{2} / \mathrm{V} \cdot \mathrm{s}$ )
- Note that N-type is $\sim 3 \mathrm{X}$ as good as P-type
- $\varepsilon=$ permittivity of gate insulator (oxide)
$\bullet \varepsilon=3.9 \varepsilon_{0}$ for $\mathrm{SiO}_{2}\left(\varepsilon_{0}=8.85 \times 10^{-14} \mathrm{~F} / \mathrm{cm}\right)$
- $\mathrm{t}_{\mathrm{ox}}=$ thickness of gate insulator (oxide)
- Also, $\varepsilon / \mathrm{t}_{\mathrm{ox}}=\mathrm{C}_{\mathrm{ox}}$ The oxide capacitance
- $\beta=\left(\mu \mathrm{C}_{\mathrm{ox}}\right)(\mathrm{W} / \mathrm{L})=\mathrm{k}^{\prime}(\mathrm{W} / \mathrm{L})=\mathrm{KP}(\mathrm{W} / \mathrm{L})$
- Increase W/L to increase gain


## Example

- We will be using an old $0.5 / 0.6 \mu \mathrm{~m}$ process for your project
- From ON Semiconductor
- $\mathrm{t}_{\mathrm{ox}}=100 \AA$
- $\mu=350 \mathrm{~cm}^{2} / \mathrm{V}^{*}$ s
- $\mathrm{V}_{\mathrm{t}}=0.7 \mathrm{~V}$
- Plot $\mathrm{I}_{\mathrm{ds}}$ vs. $\mathrm{V}_{\mathrm{ds}}$
- $\mathrm{V}_{\mathrm{gs}}=0,1,2,3,4,5$

- Use W/L = 4/2 $\lambda$

$$
\beta=\mu C_{o x} \frac{W}{L}=(350)\left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}}\right)\left(\frac{W}{L}\right)=120 \frac{W}{L} \mu A / V^{2}
$$

## Example

- We will be using an old $0.5 / 0.6 \mu \mathrm{~m}$ process for your project
- From ON Semiconductor
- $\mathrm{t}_{\mathrm{ox}}=100 \AA$
- $\mu=350 \mathrm{~cm}^{2} / \mathrm{V}^{*} \mathrm{~s}$
- $\mathrm{V}_{\mathrm{t}}=0.7 \mathrm{~V}$
- $\mathrm{C}_{\mathrm{ox}}=\varepsilon / \mathrm{t}_{\mathrm{ox}}$

$\beta=\mu C_{o x} \frac{W}{L}=(350)\left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}}\right)\left(\frac{W}{L}\right)=120 \frac{V_{\text {os }}}{L} \mu A / V^{2}$


## "Saturated" Transistor

- In the $\mathrm{V}_{\mathrm{ds}}>\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)>0$ case
- $\mathrm{I}_{\mathrm{ds}}$ Current is effectively constant
- Channel is "pinched off" and conduction is accomplished by
 drift of carriers
- Voltage across pinched off channel (i.e. $\mathrm{V}_{\mathrm{ds}}$ ) is fixed at $V_{g s}-V_{t}$
- This is why you don't use an N-type to pass 1's!
- High voltage is degraded by $V_{t}$
- Depletion region is lost at $\mathrm{V}_{\mathrm{ds}}=\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)$


## Aside: N-type Pass Transistors



- If it weren't for the threshold drop, N-type pass transistors (without the P-type transmission gate) would be nice
- 2-way Mux Example...



N-type Pass Transistors


- One option is a "keeper" transistor fed back from the output
- This pulls the internal node high when the output is 0
- But is disconnected when output is high
- Make sure the size is right...(i.e. weak)


## N-type Pass Transistors

- In practice, they are used fairly often, but be aware of what you're doing
- For example, read/write circuits in a



## Back to the Saturated Transistor

- What influences the constant $\mathrm{I}_{\mathrm{ds}}$ in the saturated case?
- Channel length
- Channel width
- Threshold voltage $\mathrm{V}_{\mathrm{t}}$
- Thickness of gate oxide
- Dielectric constant of gate oxide
- Carrier mobility $\mu$
- Velocity Saturation


## Back to the Saturated Transistor

- What influences the constant $\mathrm{I}_{\mathrm{ds}}$ in the saturated case?
- Channel length
- Channel width
- Threshold voltage $\mathrm{V}_{\mathrm{t}}$
- Thickness of gate oxide
- Dielectric constant of gate oxide
- Carrier mobility $\mu$
- Velocity Saturation


## Threshold Voltage: $\mathrm{V}_{\mathrm{t}}$

- The $\mathrm{V}_{\mathrm{gs}}$ voltage at which $\mathrm{I}_{\mathrm{ds}}$ is essentially 0
- $\mathrm{V}_{\mathrm{t}}=.77 \mathrm{v}$ for nmos and -.92 v for pmos in our process
- Tiny $\mathrm{I}_{\mathrm{ds}}$ is exponentially related to $\mathrm{V}_{\mathrm{gs}}, \mathrm{V}_{\mathrm{ds}}$
- Take 6770 \& 6720 for "subthreshold" circuit ideas
- $\mathrm{V}_{\mathrm{t}}$ is affected by
- Gate conductor material
- Gate insulator material
- Gate insulator thickness
- Channel doping
- Impurities at Si/insulator interface
- Voltage between source and substrate $\left(\mathrm{V}_{\mathrm{sb}}\right)$


## Basic DC Equations for Ids

- Cutoff Region
- $\mathrm{V}_{\mathrm{gs}}<\mathrm{V}_{\mathrm{t}}, \mathrm{I}_{\mathrm{ds}}=0$
- Linear Region

- $0<\mathrm{V}_{\mathrm{ds}}<\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)$ $\mathrm{I}_{\mathrm{ds}}=\beta\left[\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right) \mathrm{V}_{\mathrm{ds}}-\mathrm{V}_{\mathrm{ds}}^{2} / 2\right]$
- Note that this is only "linear" if $\mathrm{V}_{\mathrm{ds}}{ }^{2} / 2$ is very small, i.e. $\mathrm{V}_{\mathrm{ds}} \ll \mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}$
- Saturated Region
- $0<\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)<\mathrm{V}_{\mathrm{ds}}, \quad \mathrm{I}_{\mathrm{ds}}=\beta\left[\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right)^{2 / 2}\right]$
ए



## P-type Transistors

- Source is Vdd instead of GND
- $\mathrm{V}_{\mathrm{sg}}=(\mathrm{Vdd}-\mathrm{Vin})$,
$\mathrm{V}_{\mathrm{sd}}=(\mathrm{Vdd}-\mathrm{Vout}), \mathrm{V}_{\mathrm{t}}$ is negative
- Cutoff: (Vdd-Vin) $<-\mathrm{V}_{\mathrm{t}}, \mathrm{I}_{\mathrm{ds}}=0$
- Linear Region

- $($ Vdd-Vout $)<\left(\right.$ Vdd - Vin $\left.+V_{t}\right)$
$\mathrm{I}_{\mathrm{ds}}=\beta\left[\left(\mathrm{Vdd}-\mathrm{Vin}^{2}+\mathrm{V}_{\mathrm{t}}\right)(\mathrm{Vdd}-\mathrm{Vout})-(\mathrm{Vdd}-\mathrm{Vout})^{2} / 2\right]$
- Saturated Region
- ((Vdd - Vin) $\left.+\mathrm{V}_{\mathrm{t}}\right)<(\mathrm{Vdd}-$ Vout $)$
$\mathrm{I}_{\mathrm{ds}}=\beta\left[\left(\mathrm{Vdd}-\mathrm{Vin}+\mathrm{V}_{\mathrm{t}}\right)^{2 / 2}\right]$


## Pass Transistor Ckts


$\stackrel{\neg}{\bar{\tau} v_{s s}}$


## Pass Transistor Ckts

$\underset{\mathrm{V}_{\mathrm{DD}}}{\mathrm{V}_{\mathrm{DD}}} \quad \mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{tn}}$


## Pass Transistor Ckts

$\frac{V_{D D}}{V_{D D}} \quad V_{s}=V_{D D}-V_{t n}$




## $2^{\text {nd }}$ Order Effects

- Quick introduction to effects that degrade the "digital" assumptions and models we have presented about our transistors so far.
- This will be covered in more detail in Advanced VLSI 6770
- You will learn how to relate them to designs
- Introductory material in this class
- In a nutshell - nothing works as well as you think it should! $\cdot$


## $2^{\text {nd }}$ Order Effect: Velocity Saturation

- With weak fields, current increases linearly with lateral electric field
- At higher fields, carrier drift velocity rolls off and saturates
- Due to carrier scattering
- Result is less current than you think!
- For a $2 \mu$ channel length, effects start around 4 v Vdd
- For 180 nm , effects start at 0.36 v Vdd!



## $2^{\text {nd }}$ Order Effect: Velocity Saturation

- When the carriers reach their speed limit in silicon...
- Channel lengths have been scaled so that vertical and horizontal EM fields are large and interact with each other



## $2^{\text {nd }}$ Order Effect: Velocity Saturation

- When the carriers reach their speed limit in silicon...
- Means that relationship between $\mathrm{I}_{\mathrm{ds}}$ and $\mathrm{V}_{\mathrm{gs}}$ is closer to linear than quadratic
- Also the saturation point is smaller than predicted
- For example, 180nm process
- $1^{\text {st }}$ order model $=1.3 \mathrm{v}$
- Really is 0.6 v


## $2^{\text {nd }}$ Order Effect: Velocity Saturation

- This is a basic difference between long- and short-channel devices
- The strength of the horizontal EM field in a short channel device causes the carriers to reach their velocity limit early
- Devices saturate faster and deliver less current than the quadratic model predicts


## $2^{\text {nd }}$ Order Effect: Velocity Saturation

- Consider two devices with the same W/L ratio in our process $\left(\mathrm{V}_{\mathrm{gs}}=5 \mathrm{v}, \mathrm{Vdd}=5 \mathrm{v}\right)$
- $100 / 20$ vs $3 / 0.6$
- They should have the same current...
- Because of velocity saturation in the shortchannel device, it has $\sim 50 \%$ less current!



## $2^{\text {nd }}$ Order Effect: Body Effect

- A second order effect that raises $\mathrm{V}_{\mathrm{t}}$
- Recall that $\mathrm{V}_{\mathrm{t}}$ is affected by $\mathrm{V}_{\mathrm{sb}}$ (voltage between source and substrate)
- Normally this is constant because of common substrate
- But, when transistors are in series, Vsb ( $\mathrm{V}_{\mathrm{s}}-\mathrm{V}_{\text {substrate }}$ ) may be $\quad V_{t 2}>V_{t 1}$ different



## $2^{\text {nd }}$ Order Effect: Body Effect

- Body Effect -

Vt is a function of voltage between source and substract
$\left.V_{t}=V_{t o}+\chi \sqrt{\left(2 \varphi_{b}+\left|V_{s b}\right|\right)}+2 \sqrt{\varphi_{b}}\right]$
$\varphi_{b}=\frac{k T}{q} \ln \left(\frac{N_{A}}{N_{i}}\right)$
$\gamma=\frac{t_{o x}}{\varepsilon_{o x}} \sqrt{2 q \varepsilon_{s i} N_{A}}=\frac{1}{C_{o x}} \sqrt{2 q \varepsilon_{s i} N_{A}}$


Degree Low High

## $2^{\text {nd }}$ Order Effect: Body Effect

- Consider an nmos transistor in a 180 nm process
- Nominal $V_{t}$ of 0.4 v
- Body is tied to ground
- How much does the $\mathrm{V}_{\mathrm{t}}$ increase if the source is at 1.1 v instead of 0 v ?
- Because of the body effect, $\mathrm{V}_{\mathrm{t}}$ increases by 0.28 v to be 0.68 v !


## Channel Length Modulation

- Channel Length Modulation -

Channel length is a function of Vds. When Vds increase, the depletion region of the pinch off at drain shorten the channel length.
$L_{\text {eff }}=L=L_{\text {short }}$
$L_{\text {short }}=\sqrt{2 \frac{\varepsilon_{s i}}{q N_{A}}\left(V_{d s}-\left(V_{g s}-V_{t}\right)\right)}$
$I d s=\frac{k W}{2 L}\left(V_{g s}-V_{t}\right)^{2}\left(1+\lambda V_{d s}\right)$


## Channel Length Modulation



## Mobility Variation

- Mobility Variation -

The mobility of the carrier decreases when the carrier density increases. Therefore, when Vgs is large. The density of the carrier in the channel increases. As a result, the mobility decreases.

$$
\begin{aligned}
& \mu=\frac{\text { Average_carrier_drift_velocity }(V)}{\text { Electrical_Frield }(E)} \\
& \mu_{n}=600 \mathrm{~cm}^{2} / V \cdot \mathrm{sec} \\
& \mu_{p}=250 \mathrm{~cm}^{2} / V \cdot \mathrm{sec}
\end{aligned}
$$

## Other $2^{\text {nd }}$ Order Effects

## - Fowler-Nordheim Tunneling

When the gate oxide is very thin, a current can flow from gate to source by electron tunneling through the gate oxide.

$$
\begin{aligned}
& I_{F N=} C_{1} W L E_{o x}^{2} e^{\frac{-E_{o}}{E_{o x}}} \\
& E_{o x}=\frac{V g s}{t_{o x}}
\end{aligned}
$$

## - Drain Punchthrough

When the drain voltage is high enough, the depletion region around the drain may extend to the source. Thus, causing current to flow irrespective of the gate voltage.

## Other 2 ${ }^{\text {nd }}$ Order Effects

## - Impact Ionization - Hot Electrons

When the source-drain electric field is too large, the electron speed will be high enough to break the electron-hole pair. Moreover, the electrons will penerate the gate oxide, causing a gate current.

## - Subthreshold Region

The cutoff region is also referred to as the subthreshold region, where Ids increase exponentially with Vds and Vgs.


## Inverter Switching Point

- Inverter switching point is determined by ratio of $\beta n / \beta p$
- If $\beta n / \beta p=1$, then switching point is $\mathrm{Vdd} / 2$
- If W/L of both N and P transistors are equal
- Then $\beta \mathrm{n} / \beta \mathrm{p}=\mu_{\mathrm{n}} / \mu_{\mathrm{p}}=$ electron mobility $/$ hole mobility
- This ratio is usually between 2 and 3
- Means ratio of $\mathrm{W}_{\text {ptree }} / \mathrm{W}_{\text {ntree }}$ needs to be between 2 and 3 for $\beta \mathrm{n} / \beta \mathrm{p}=1$
- For this class, we'll use $W_{\text {ptree }} / W_{\text {ntree }}=2$



## Gate Sizes

- Assume minimum inverter is $\mathrm{Wp} / \mathrm{Wn}=2 / 1$ ( $\mathrm{L}=\mathrm{L}$ min, $\mathrm{Wn}=\mathrm{Wmin}, \mathrm{Wp}=2 \mathrm{Wn}$ )
- This becomes a 1 x inverter
- To drive larger capacitive loads, you need more gain, more $\mathrm{I}_{\mathrm{ds}}$
- Double Wn and Wp to get 2 x inverter
- $\mathrm{Wp} / \mathrm{Wn}$ is still $2 / 1$, but inverter has twice the gain (current drive)
- Not always a linear relationship...




## Inverter Noise Margin

How much noise can a gate see before it doesn't work right?


## Inverter Noise Margin

- To maximize noise margins, select logic levels at:
- Unity gain point of DC transfer characteristic



## Performance Estimation

- First we need to have a model for resistance and capacitance
- Delays are caused (to first order) by RC delays charging and discharging capacitors
- All these layers on the chip have R and C associated with them
- Low level analog circuit simulations
- Spectre or HSPICE
- High level PrimeTime simulations
- In 6770...


## Resistance

- $\mathrm{R}=(\rho / \mathrm{t})(\mathrm{L} / \mathrm{W})=\mathrm{R}_{\mathrm{s}}(\mathrm{L} / \mathrm{W})$
- $\rho=$ resistivity of the material
- $\mathfrak{t}=$ thickness
- $\mathrm{R}_{\mathrm{s}}=$ sheet resistance in $\Omega$ /square
- Typical
values of $\mathrm{R}_{\mathrm{s}}$ in our process

|  | Min | Typ | Max |
| :--- | :--- | :--- | :--- |
| M3 | 0.04 | 0.05 | 0.08 |
| M1, M2 | 0.07 | 0.08 | 0.1 |
| Poly | 20 | 25 | 40 |
| Poly2 | 40 | 50 | 60 |
| N(P)-active | $60(70)$ | $90(120)$ | $120(160)$ |
| Nwell | 1 k | 2 k | 5 k |

## Capacitance

- Three main forms:
- Gate capacitance (gate of transistor)
- Diffusion capacitance (drain regions)
- Routing capacitance (metal, etc.)

$\mathrm{C}_{\mathrm{g}}=\mathrm{C}_{\mathrm{gb}}+\mathrm{C}_{\mathrm{gs}}+\mathrm{C}_{\mathrm{gd}}$ Approximated by
$\mathrm{C}=\mathrm{C}_{\mathrm{ox}} \mathrm{A}$
$\mathrm{C}_{\text {ox }}=$ thin oxide cap
A = area of gate


## Routing Capacitance

- First order effect is layer->substrate
- Approximate using parallel plate model
- $\mathrm{C}=(\varepsilon / \mathrm{t}) \mathrm{A}$
- $\varepsilon=$ permittivity of insulator
- $t=$ thickness of insulator
- $\mathrm{A}=$ area
- Fringing fields increase effective area
- Capacitance between layers becomes very complex to simulate!
- Crosstalk issues...


## Distributed RC on Wires

- Wires look like distributed RC delays
- Long resistive wires can look like transmission lines
- Inserting buffers can really help delay

- $\mathrm{T}_{\mathrm{n}}=\mathrm{RC}_{\mathrm{n}}(\mathrm{n}+1) / 2$
- $\mathrm{T}=\mathrm{KRCL}^{2} / 2$ as the number of segments becomes large
- $\mathrm{K}=$ constant (i.e. 0.7 ) (accounts for rise/fall times)
- $\mathrm{R}=$ resistance per unit length
- $\mathrm{C}=$ capacitance per unit length
- $\mathrm{L}=$ length of wire



## RC Wire/Buffer Delay Example



- Now split into 2 segments of 1 mm with a buffer
- $\left.\mathrm{T}=2 \times(0.7)(20)\left(4 \times 10^{-15}\right)(1000)^{2}\right) / 2+\mathrm{T}_{\text {buf }}$ $=5.6 \mathrm{~ns}+\mathrm{T}_{\text {buf }}$
- Assuming $\mathrm{T}_{\text {buf }}$ is less than 5.6 ns (which it will be), the split wire is a win


## Another Example: Clock

- 50 pF clock load distributed across 10 mm chip in lum metal
- Clock length $=20 \mathrm{~mm}$
- $\mathrm{R}=0.05 \Omega / \mathrm{sq}, \mathrm{C}=50 \mathrm{pF} / 20 \mathrm{~mm}$
- $\mathrm{T}=(0.7)(\mathrm{RC} / 2) \mathrm{L}^{2}=(0.7)\left(6.25 \mathrm{X} 10^{-17}\right)(20,000)^{2}$ $=17.5 \mathrm{~ns}$



## Different Distribution Scheme

- Put clock driver in the middle of the chip
- Widen clock line to 20um wires
- Clock length $=10 \mathrm{~mm}$
- $\mathrm{R}=0.05 \Omega / \mathrm{sq}, \mathrm{C}=50 \mathrm{pF} / 20 \mathrm{~mm} \quad 1 \mathrm{um}$ vs 20 um
- $\mathrm{T}=(0.7)(\mathrm{RC} / 2) \mathrm{L}^{2}=(0.7)\left(0.31 \mathrm{X} 10^{-17}\right)(10,000)^{2}$

$$
=0.22 \mathrm{~ns}
$$

- Reduces R by a factor of $20, \mathrm{~L}$ by 2 ©
- Increases C a little bit (clock load still 50pF)



## Capacitance Design Guide

- Get a table of typical capacitances per unit square for each layer
- Capacitance to ground
- Capacitance to another layer
- Add them up...
- See, for example, Figure 6.12 in your text


FIGURE 6.12 Capacitance of metal2 line as a function of width and spacing

## Wire Length Design Guide

- How much wire can you use in a conducting layer before the RC delay approaches that of a unit inverter?
- Metal3 = 2,500u
- Metal2 $=2,000 u$
- Metall = 1,250u
- Poly = 50u
- Active $=15$ u


## Propagation Delay

- Recall that it takes time to charge capacitors
- Recall that the gate of a transistor looks like a capacitor
- Wires have resistance and capacitance also!





## Where to Measure Delay?

If use $50 \%$ point (input) to $50 \%$ point (output), can produce negative delays (slow input slope, fast output slope).

A better way is to use the $30 \%$ and $70 \%$ points on the signals.



## What Affects Gate Delay?

- Environment
- Increasing Vdd improves delay
- Decreasing temperature improves delay
- Fabrication effects, fast/slow devices
- Usually measure delay for at least three cases:
- Best - high Vdd, low temp, fast N, Fast P
- Worst - low Vdd, high temp, slow N, Slow P
- Typical - typ Vdd, room temp (25C), typ N, typ P


## Process Corners

- When parts are specified, under what operating conditions?
- Temp: three ranges
- Commercial: 0 C to 70 C
- Industrial: -40 C to 85 C
- Military: - 55 C to 125 C
- Vdd: Should vary $\pm 10 \%$
- 4.5 to 5.5 v for example
- Process variation:
- Each transistor type can be slow or fast



## What Else Affects Gate Delay?

Input slew and output load both effect timing. For a FIXED input slope, FIXED environment, a simple timing model is:

$$
\text { delay }=\text { Tnoload }+\mathrm{K}^{*} \text { Cload }
$$

Tnoload is the delay of the gate with no external load.
K is different for TPLH, TPHL since it represents the channel resistance. Same equation is used for Slew values.




## Effective Resistance

- Shockley models have limited value
- Not accurate enough for modern transistors
- Too complicated for much hand analysis
- Simplification: treat transistor as resistor
- Replace $\mathrm{I}_{\mathrm{ds}}\left(\mathrm{V}_{\mathrm{ds}}, \mathrm{V}_{\mathrm{gs}}\right)$ with effective resistance R - $\mathrm{I}_{\mathrm{ds}}=\mathrm{V}_{\mathrm{ds}} / \mathrm{R}$
- R averaged across switching of digital gate
- Too inaccurate to predict current at any given time
- But good enough to predict RC delay


## RC Delay Model

- Use equivalent circuits for MOS transistors
- Ideal switch + capacitance and ON resistance
- Unit nMOS has resistance R, capacitance C
- Unit pMOS has resistance 2 R , capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width




## RC Values

## - Capacitance

- $\mathrm{C}=\mathrm{C}_{\mathrm{g}}=\mathrm{C}_{\mathrm{s}}=\mathrm{C}_{\mathrm{d}}=2 \mathrm{fF} / \mu \mathrm{m}$ of gate width
- Values similar across many processes
- Resistance
- $\mathrm{R} \approx 6 \mathrm{~K} \Omega^{*} \mu \mathrm{~m}$ in 0.6 um process
- Improves with shorter channel lengths


## - Unit transistors

- May refer to minimum contacted device $(1.2 \mu / 0.6 \mu)$
- Or maybe $1 \mu \mathrm{~m}$ wide device
- Doesn't matter as long as you are consistent


## Inverter Delay Estimate

 -- Estimate the delay of a fanout-of-1 inverter
$A-\sqrt[4]{\square}$

- Estimate the delay of a fanout-of-1 inverter



## Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter



## Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




## What About Gates in Series

- Basically we want every gate to have the delay of a "standard inverter"
- Standard inverter starts with $2 / 1 \mathrm{P} / \mathrm{N}$ ratio
- Gates in series? Sum the conductance to get the series conductance
- $\beta \mathrm{n}$-eff $=1 /(1 / \beta 1+1 / \beta 2+1 / \beta 3)$
- $\beta \mathrm{n}-\mathrm{eff}=\beta \mathrm{n} / 3$
- Effect is like increasing L by 3
- Compensate by increasing $W$ by 3



## Power Dissipation

- Three main contributors:

1. Static leakage current $\left(\mathrm{P}_{\mathrm{s}}\right)$
2. Dynamic short-circuit current during switching ( $\mathrm{P}_{\mathrm{sc}}$ )
3. Dynamic switching current from charging and discharging capacitors $\left(\mathrm{P}_{\mathrm{d}}\right)$

- Becoming a HUGE problem as chips get bigger, clocks get faster, transistors get leakier!
- Power typically gets dissipated as heat...


## Static Leakage Power

- Small static leakage current due to:
- Reverse bias diode leakage between diffusion and substrate (PN junctions)
- Subthreshold conduction in the transistors
- Leakage current can be described by the diode current equation
- $I_{o}=i_{s}\left(e^{q V / k T}-1\right)$
- Estimate at $0.1 \mathrm{nA}-0.5 \mathrm{nA}$ per device at room temperature


## Static Leakage Power

- That's the leakage current
- For static power dissipation:
- $P_{s}=\operatorname{SUM}$ of ( $I X V d d$ ) for all n devices
- For example, inverter at 5 v leaks about
$1-2 \mathrm{nW}$ in a .5 u technology
- Not much...
- ...but, it gets MUCH worse as feature size shrinks!



## Short-Circuit Dissipation

- So, with short-circuit current on every transition of the output, integrate under that current curve to get the total current
- It works out to be:
- $\mathrm{P}_{\mathrm{sc}}=\beta / 12(\mathrm{Vdd}-2 \mathrm{Vt})^{3}(\mathrm{Trf} / \mathrm{Tp})$
- Assume that $\mathrm{Tr}=\mathrm{Tf}, \mathrm{Vtn}=-\mathrm{Vtp}$, and $\beta \mathrm{n}=\beta \mathrm{p}$
- Note that Psc depends on B, and on input waveform rise and fall times



## Dynamic Dissipation

- Charging and discharging all those capacitors!
- By far the largest component of power dissipation
- $\mathrm{P}_{\mathrm{d}}=\mathrm{C}_{\mathrm{L}} \mathrm{V}_{\mathrm{dd}}{ }^{2} \mathrm{f}$
- Watch out for large capacitive nodes that switch at high frequency
- Like clocks...


## Total Power

- These are pretty rough estimates
- It's hard to be more precise without CAD tool support
- It all depends on frequency, average switching activity, number of devices, etc.
- There are programs out there that can help
- But, even a rough estimate can be a valuable design guide
- $\mathrm{P}_{\text {total }}=\mathrm{P}_{\mathrm{s}}+\mathrm{P}_{\mathrm{sc}}+\mathrm{P}_{\mathrm{d}}$



## Heat Dissipation

- 60 W light bulb has surface area of $120 \mathrm{~cm}^{2}$
- Core2 Duo die dissipates 75 W over $1.4 \mathrm{~cm}^{2}$
- Chips have enormous power densities
- Cooling is a serious challenge
- Graphics chips even worse
- NVIDIA GTX480 - 250 W in $\sim 3 \mathrm{~cm}^{2}$
- Package spreads heat to larger surface area
- Heat sinks may increase surface area further
- Fans increase airflow rate over surface area
- Liquid cooling used in extreme cases (\$\$)



## Thermal Solutions

- Heat sink
- Mounted on processor package
- Passive cooling
- Remote system fan
- Active cooling
- Fan mounted on sink
- Heat spreaders
- Increase surface area
- Example: Metal plate under laptop keyboard

(b)
a. Heat sink mounting for low-power chip b. Package design for high-power chips
"Thermal Challenges during Microprocessor Testing", Intel Technology Journal, Q3 2000



## Power Management on Pentium 4

- Over 400 power-saving features!
- $20 \%$ of features $=75 \%$ of saved power
- Clock throttling
- Thermal diode temperature sensor
- Stop clock for a few microseconds
- Output pin can be used by system to trigger other responses
- SpeedStep technology for mobile processors
- Switch to lower frequency and voltage
- Depends on whether power source is battery or AC
- Can be manually overridden by Windows control panel


## Pentium 4 Multi-level Powerdown

- Level $0=$ Normal operation (includes thermal throttle)
- Level 1 = Halt instructions (less processor activity)
- Level 2 = Stop Clock (internal clocks turn off)
- Level 3 = Deep sleep (remove chip input clock)
- Level 4 = Deeper sleep (lower Vdd by 66\%)
- For "extended periods of processor inactivity"
- QuickStart technology - resume normal operation from Deeper Sleep
- Note: We haven't even talked about system powerdown modes, like removing power from processor, stopping hard disks, dimming or turning off the display...


## Graphics Card Power

http://www.xbitlabs.com/articles/video/display/ati-vs-nv-power.html


P=VI: 75W @ 1.5V = 50 A!

## Graphics Card Power

- 3GHz P4 (2005): 6 GFLOPS peak ~65-115watts
- NVIDIA GeForce FX5900 (2004): 53 GFLOPS
- 128 FP units in parallel at 450 MHz
- NVIDIA GeForce 7800 (2006) GTX512: 200 GFLOPS
- 192 FP units at $550 \mathrm{MHz}, 80$ watts
- NVIDIA GeForce GTX 480 (2010): 1.35 TFLOPS
- 480 cores, $1.4 \mathrm{GHz}, 250$ watts... $105^{\circ} \mathrm{C}$
- 1.5 GB GDDR5, 384 bit interface, $177.4 \mathrm{~GB} / \mathrm{sec}$
- 3B transistors in 40 nm CMOS






