





	V Library Managory World	Areas /home/alb/\//SL/c	adaptes f12	
<u> </u>	Anager <u>H</u> elp	area: /nome/eib/vLSI/C	adence-113	cāden
Shary Catagorian	Show Film			
Library		Miew		
		*icw		
Lib6710_00	NAND2X1			
CAD1	INVX1 NAND2X1	A View A A A A A A A A A A A A A A A A A A A	Lock	Size
CAD3	NOR2X1	behavioral		24
Lib6710_00	TIEHI	cmos_sch		3
Lib6710_00_CAD6	TIELO	extracted		3
NCSU_Analog_Parts	ss-test	layout		31
UofU_Analog_Parts		symbol		2
UofU_Digital_v1_2				
Magazara				
Messages				









Start with six views of each cell

- 1. layout make sure to use the template!
- 2. cmos sch use this view type for a schematic
- 3. symbol Make them look nice
- 4. behavioral Having this view makes simulation go much faster (if you use it)
- 5. extracted generated from the extract processes
- 6. analog_extracted after LVS















_	cad-elc -S ste
Resu	Ilts from ELC step1
 elc> db_gate	 DESIGN : TIEHI
DESIGN : INVX1	
 DESIGN : NAND2X1	DESIGN : TIELO
	- node:NET5 is shorted to node:VDD [pmos - clamp0 (Y) is found
DESIGN : NORX1	
 NOR (Y, A, B);	Lots of text missing from these highlights

_	cad-elc	-S step1
Resu	lts from ELC step	1
OOO Hriting : foo.ipdb/1NVX1.design/bo	Terminal — ssh — 97×31 dy/type	R _{al}
Heading : too.ipdb/NAND2X1.design DESIGN : NAND2X1		
 A B : Y		
D0000: R 1 : F : DELAV(A) D00001: R 0 : 1 : POHER(A) D0002: F 1 : R : DELAV(A) D0003: F 0 : 1 : POHER(A) D0003: F 0 : 1 : POHER(A) D0005: 0 R : 1 : POHER(B) D0006: 0 F : 1 : POHER(B)		
>> 8 vectors generated Writing : foo.ipdb/NAND2X1.design/ Writing : foo.ipdb/NAND2X1.design/ Writing : foo.ipdb/NAND2X1.design/ Writing : foo.ipdb/NAND2X1.design Reading : foo.ipdb/NOR2X1.design	simulate/spec simulate/subckt boundary/port body/type	
DESIGN : NOR2X1		
A B : Y		



				Ca	ad-elc -	S st
elc> db spi	Resul	-p typical) m	ELC	c step2	1
DESIGN	PROCESS	#ID	5	STATUS	IPDB	
INVX1	typical	-+ D0000	+-· ع	SIMULATE	-+ foo	
INVX1	typical	D0001	5	SIMULATE	foo	
======================================	+uni col	======================================		:		=
NAND2V1	typical	2			100 foo	
NAND2X1	typical	D0000		STMULATE	100 foo	
NAND2X1	typical	D0002		STMULATE	foo	
NAND2X1	typical	D0003	-	STMULATE	foo	
NAND2X1	typical	D0004	5	SIMULATE	foo	
NAND2X1	typical	D0005	5	SIMULATE	foo	
NAND2X1	typical	D0006	5	SIMULATE	foo	
NAND2X1	typical	D0007	5	SIMULATE	foo	
	=====================================	======================================				=
NOD2X1	typical	00000	° ,		100 foo	
NOR2X1	typical	D0000		STMULATE	100 foo	
NOR2X1	typical	D0002		STMIIT.ATE	£00	
	L	ots of tex	t miss	ing fror	n these high	hlights

	D	1, 0	T T		•	
	Results from ELC step2					
1						
		+	+	-+		
DESIGN	PROCESS	#ID	STAGE	STATUS	IPDB	
INVX1	typical	D0000	VERIFICATE	PASS	foo	
INVX1	typical	D0001	VERIFICATE	PASS	foo	
NAND2X1	typical	D0000	VERIFICATE	PASS	foo	
NAND2X1	typical	D0001	VERIFICATE	PASS	foo	
NAND2X1	typical	D0002	VERIFICATE	PASS	foo	
NAND2X1	typical	D0003	VERIFICATE	PASS	foo	
NAND2X1	typical	D0004	VERIFICATE	PASS	foo	
NAND2X1	typical	D0005	VERIFICATE	PASS	foo	
NAND2X1	typical	D0006	VERIFICATE	PASS	foo	
NAND2X1	typical	D0007	VERIFICATE	PASS	foo	
NOR2X1	typical	D0000	VERIFICATE	PASS	foo	
NOR2X1	typical	D0001	VERIFICATE	PASS	foo	
NOR2X1	typical	D0002	VERIFICATE	PASS	foo	



_		cad-elc -S step3
	Re	sults from ELC step3
elc> db_ou	tput -report	foo.alf.rep -alf foo.alf -p typical
INVX1	typical	2013-10-10 13:55:23 (2013-10-10 19:55:23 GMT) 2 (100%)
NAND2X1	typical	2013-10-10 13:55:23 (2013-10-10 19:55:23 GMT) 8 (100%)
NOR2X1	typical	2013-10-10 13:55:23 (2013-10-10 19:55:23 GMT) 8 (100%)
TIEHI	typical	2013-10-10 13:55:21 (2013-10-10 19:55:21 GMT) 1 (100%)
TIELO	typical	2013-10-10 13:55:22 (2013-10-10 19:55:22 GMT) 1 (100%)
elc> db_ve	rilog -r foo.	.v
Reading : f	oo.ipdb/INVX1	1.design
DESTG	======================================	
Reading : f	oo.ipdb/NAND2	2X1.design
DESIG	N : NAND2X1	
•••		Lots of text missing from these highlights





	Changing foo.lib to Lib6710 00.l
6	N emarc@lab2-12 eng utab edu
-	ilo Edit Ontions Buffers Teals Halp
Г	ile Edit Options Burlers loos help
	📔 🚍 🗶 🖄 🚾 🗇 🔏 🖶 🛱 🏘 📥 📧 👩
111	U Version : Encounter - Library Characterizer - Version v13.10-p001_1 64-bit₽ ፍ (03/25/2013 23:57:34) Generated At : 2013-10-10 14:00:20 (2013-10-10 20:00:20 GMT)
	delav model : tvp
	check model: typ
	power model: typ
	capacitance model : typ
	other model : typ
	*/
	library(foo) {
	delay_model : table_lookup;
	in_place_swap_mode : match_tootprint;
	/* unit attributes */
	time unit : "lns":
	voltage unit : "1V";
	current unit : "lmA";
	pulling resistance unit : "1kohm";
	leakage_power_unit : "1nW";
	capacitive load unit (1.pf):



Lib	6710_00.lib	
OOO X emacs@lab	2-12.eng.utah.edu	
File Edit Options Buffers Tools Help		
🛛 🕒 😑 🗶 🖄 🐱 🛸 🖡	🖹 😤 🚔 🎟 💿	
<pre>cell (INVX1) { area : 0.0; cell_leakage_power : 0.013774; rail_connection(GND, RAIL_GND); rail_connection(INM_INN_BN, RAIL_I rail_connection(VDD, RAIL_VDD); rail_connection(VDD, RAIL_VDD); rail_connection(NDTO, RAIL_VDD); rise_capacitance : 0.007467; rise_capacitance = range (0.007459 fall_capacitance_range (0.007459 fall_capacitance_range (0.007459 max_transition : 1.2; } pin(Y) { direction : output; output_signal_level : RAIL_VDD; capacitance : 0; -:: foo.lib 10% L73 (Funda </pre>	H_INH_BN); ; 0.007467) ; 0.007482) ; nental)	













	G	enerating Abs	tra	ct	Vi	iew	S
000		🔀 Abstract - [no current library]					
File Bins Cells Flo	ow						He
	8 88 B .	V					
Bin Cells Core 0 IO 0	Cell		Layout	Logical	Pins	Extract	Abstract Verify
Corner 0	000	🕅 Open Library					
BIOCK 0	Select Library						
ignore e	Library	Path					X
	CAD1	/home/cs6710/handin/CAD3/zipengc/cadence-f13/CAD1					
	CAD2	/home/cs6710/handin/CAD3/zipengc/cadence-f13/CAD2					
	CAD3	/home/cs6710/handin/CAD3/ballanty/cadence-f13/CAD3					
Interpreter: 🔷 Tcl ┥	LID6/10_00	/home/elb/VLSI/cadence-TI3/Lib6/TU_UU					
Log	NCSIL Analog Parts	/uusoc/facility/cad_common/NCSU/CDK1.6beta.utab.2011/lib/	NCSIL Anali	on Parts			
	NCSU Digital Parts	/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/	NCSU Diaita	BIParts			A
	UofU_Analog_Parts	/uusoc/facility/cad_common/local/Cadence/lib/OA/UofU_Anal	og_Parts	-			
	UofU_Digital_v1_2	/uusoc/facility/cad_common/local/Cadence/lib/OA/UofU_Digit	al_v1_2				X
	M						
					ок	Cancel	Help
						Ω.	 .7
abstract>							

	Imported library in cad-at	ostract
000	🔀 Abstract – Lib6710_00	
File Bins Cells Flow		Help
Bin Cells Core 5 IO 0 Cormer 0 Block 0 Ignore 1	Cell Layout Logical Pins INVX1 - V NAND2X1 - V NOR2X1 - V TIELO - V NOR2X1 - V NOR2X	Extract Abstract Venify
Interpreter: 💸 Tcl 🔶 Sk	M	
Log DFO (485-10500): Lii DFO (485-1001): Ver DFO (485-1001): La DFO (485-20023): Via DFO (485-20023): Lii DFO (485-10503): Lii S DFO (485-10503): Lii DFO (485-10502): Lii DFO (485-10502): Lii DFO (485-10502): Lii DFO (485-10502): Lii DFO (485-10502): Lii	prary Lib6710_00 Opening /home/elb/VLSI/cadence-f13/Lib6710_00 ifying Technology Data yer summary: 3 metal layer(s), 3 via layer(s), 5 poly layer(s), and 3 diff layer(s) found a summary: 4 valid via(s) found mary Lib6710_00 Loading options loaded prary Lib6710_00 Loading messages from /home/elb/VLSI/cadence-f13/Lib6710_00/.abstract.messa prary Lib6710_00 Loading 6 cells mary Lib6710_00 Loaded 6 cells mary Lib6710_00 codeded 6 cells mary Lib6710_00 opened	Command History

Green checks	s are good!	_
○ ○ ○	0	
File Bins Cells Flow		Help
Image: Construction Cells Cell Bin Cells Cell Correr 5 NVX1 IO 0 NAND2X1 Correr 0 NOR2X1 Block 0 TEHH Ignore 1 TELO	Layout Logical Pins Extract Abstract	Verify
Interpreter: 💸 Tcl 🔶 Skill		
Log DFF0 (FRS-15058): Number of pins checked = 50 INF0 (FRS-15058): Number of pins off grid in x = 2 INF0 (FRS-15058): Number of pins off grid in x = 2 INF0 (FRS-15058): Number of blockages checked = 52 INF0 (FRS-15058): Number of blockages off grid in x = 2 INF0 (FRS-15058): Number of blockages off grid in x = 2 INF0 (FRS-15058): Number of blockages off grid in x = 2 INF0 (FRS-15058): Number of blockages off grid in x = 2 INF0 (FRS-15058): Number of blockages off grid in x = 2 INF0 (FRS-14023): Cell INX(1: predefined site core will be used INF0 (FRS-14023): Cell INX(2: predefined site core will be used INF0 (FRS-14023): Cell INECX1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH1: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will be used INF0 (FRS-14023): Cell TIEH2: predefined site core will b	Command History	

Export	Lib671	0_00.1e	ef file
C C C	🔀 Export LEF		
Lib6710_00.lef			Browse
Export Geometry LEF Data Export Tech LEF Data Cell List Filename:			
			Browse
LEF Version:		5.6 💻	
Export LEF for Bin:		All 🛁	
Bus characters:			
Divider character:		/ =	
	(OK Cancel	Help







<u>Eile E</u> dit <u>V</u> iew <u>D</u> esign	Manager <u>H</u> elp			cādenc
Show Categories	Cell	View		
Lib6710_00	NAND2X1	Minu	Look	Size
CAD2	NAND2X1	abstract	LUCK	312e 24k
CAD3	NOR2X1	abstract.ext		33k
LID6710_00	IIEHI	abstract.pin		31k
NCSII Analog Parts	ss-test	analog_extracted		31k
NCSU_Digital_Parts		penaviorai cmos sch		248
UofU_Analog_Parts		extracted		30k
UofU_Digital_v1_2		lavout		30k
UotU_Digital_V2		symbol		23k
UofU_Pads UofU_Sheets	1			
000_000666) ĮL		



	addsub_dc.v
<pre>module addsub (a, b, addnsu input [7:0] a; input [7:0] b; output [8:0] result; input addnsub; wire n26, n27, n28, n29</pre>	ub, result); , n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, , n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, , n58, n59, n60, n61, n62, n63, n64, n65, n66, n67,
NAND2X1 U33 (.A(n26), .B(n2 NAND2X1 U34 (.A(b[7]), .B(n2 NAND2X1 U35 (.A(n29), .B(n2 NOR2X1 U36 (.A(n31), .B(n32 NOR2X1 U216 (.A(n188), .B(n32 NAND2X1 U217 (.A(n188), .B(n32) INVX1 U218 (.A(b[0]), .Y(n2) endmodule	<pre>27), .Y(result[8])); n28), .Y(n27)); 30), .Y(n28)); 2), .Y(n29)); a[0]), .Y(n175)); (n188), .Y(n202)); 188));</pre>

add	lsub	dc.v	.rer)	
_		_	1		
perating Conditions: typical ire Load Model Mode: top	Library:	Lib6710_00			
Startpoint: b[1] (input port) Endpoint: result[8] (output po Path Group: (none)	ort)				
Path Type: max					
Point		Incr	Path		
input external delay		0.00	0.00	 r	
b[1] (in)		0.00	0.00	r	
U198/Y (NOR2X1)		0.50	0.50	f	
U194/Y (NOR2X1)		0.36	0.86	r	
••					
U34/Y (NAND2X1)		0.25	10.16	f	
U33/Y (NAND2X1)		0.24	10.40	r	
result[8] (out)		0.00	10.40	r	
data arrival time			10.40		

Library(s) Used:		
		or (2/02251
Lib6 Lib6710	710_00 (File: /home/elb/VI 00.db)	SI/cadence-f13/syn-f1	3/CAD5test/
Number o	f ports:	26	
Number o	f nets:	203	
Number o	f cells:	186	
Number o	f combinational cells:	186	
Number o	f sequential cells:	0	
Number o	f macros:	0	
	f buf/inv:	37	
Number o			











