























addsu	b dc.v.i	ep
		· r
Operating Conditions: typical Li	brary: foo_typ	
Vire Load Model Mode: top		
Startpoint: b[0] (input port)		
Endpoint: result[8] (output port	.)	
Path Group: (none)		
Path Type: max		
Point	Incr	Path
input external delay	0.00	0.00 r
b[0] (in)	0.00	0.00 r
U61/Y (XNOR2X2)	0.67	0.67 r
U56/Y (INVX1)	0.57	1.24 f
	0.42	8.62 r
U4/Y (XNOR2X2)	0.47	9.09 r
result[8] (out)	0.00	9.09 r
data arrival time		9.09

i i i i i i i i i i i i i i i i i i i	addsub_	_dc.v	v.rep
Library(s) Used:			
foo_typ (File: /hom	me/elb/VLSI/cade	nce-f13/sy	n-f13/trythis/Lib6710_00.db)
Number of ports:		26	
Number of nets:		75	
Number of certs:	colls:	50	
Number of sequential ce		0	
Number of magros:		0	
Number of huf/inv:		17	
Number of references:		3	
		5	
Combinational area:	331.000000		
Buf/Inv area:	51.000000		
Noncombinational area:	0.00000		
Net Interconnect area:	undefined	(No wire	load specified)
Total cell area:	331.000000		
Total area:	undefined		



	Beh2str.tcl – the actual script
# beh set ta set lir read_ #/* Th #/* as set_fi #do th comp check #/* alw redire # writ	2str script rget_library [list [getenv "LIBFILE"]] kk_library [concat [concat "*" \$target_library] \$synthetic_library] file -f verilog [getenv "INFILE"] his command will fix the problem of having */ sign statements left in your structural file. */ x_multiple_port_nets -all -buffer_constants he actual compilation (synthesis) ile -ungroup_all c_design ways do change_names before write */ he ot change_names { change_names -rules verilog -hierarchy -verbose } e out the structural Verilog -f verilog -output [getenv "OUTFILE"]







S	yn-script.tcl
#/* below are parameters that #/* list of all HDL files in the de	you will want to set for each design */ esign */
set fileFormat verilog	:# verilog or VHDL
set basename !!basename!!	;# Name of top-level module
set myClk !!clk!!	;# The name of your clock
set virtual 0	;# 1 if virtual clock, 0 if real clock
#/* compiler switches */	
set useUltra 1	;# 1 for compile_ultra, 0 for compile # mapEffort, useUngroup are for # non-ultra compile
set mapEffort1 medium	;# First pass - low, medium, or high
set mapEffort2 medium set useUngroup 1	;# second pass - low, medium, or high ;# 0 if no flatten, 1 if flatten















addsub	struc	t v _	-10ns spec	
addsub		ι. ν	Tons spec	
<pre>Startpoint: addnsub (input port closed) Endpoint: result[8] (output port closed)</pre>	locked by clk)			-
Path Group: clk				
Path Type: max				
Point	Incr	Path		
clock clk (rise edge)	0.00	0.00		
clock network delay (ideal)	0.00	0.00		
input external delay	0.25	0.25 f		
addnsub (in)	0.00	0.25 f		
U79/Y (INVX4)	0.37	0.62 r		
U20/Y (NOR2X1)	0.64	1.26 f		
			Number of ports:	
U16/Y (NOR2X1)	0.33	8.30 r	Number of pets:	
U17/Y (NOR2X1)	0.53	8.83 f	Number of cells:	
result[8] (out)	0.00	8.83 f	Number of combinational cells	
data arrival time		8.83	Number of sequential cells:	1
			Number of macros:	
clock clk (rise edge)	10.00	10.00	Number of buf/inv:	
clock network delay (ideal)	0.00	10.00	Number of references:	
output external delay	-0.25	9.75		
data required time		9.75		
data required time		9.75		
data arrival time		-8.83		

addsub	_strue	ct.v -	– 4ns spec
Startpoint: b[3] (input port clocked Endpoint: result[6] (output port cl Path Group: clk Path Type: max	l by clk) .ocked by clk)		
Point	Incr	Path	
<pre>clock clk (rise edge) clock network delay (ideal) input external delay b[3] (in) Ul6/Y (INVX4) Ul17/Y (NAND2X1)  Ul52/Y (NAND2X1) result[6] (out) data arrival time</pre>	0.00 0.00 0.25 0.00 0.07 0.41 0.24 0.00	0.00 0.00 0.25 r 0.25 0.32 f 0.73 r 3.74 r 3.74 r 3.74 r	
clock clk (rise edge) clock network delay (ideal) output external delay data required time 	4.00 0.00 -0.25	4.00 4.00 3.75 3.75 3.75	Number of ports:26Number of nets:248Number of cells:231Number of combinational cells:231Number of sequential cells:0Number of macros:0Number of buf/inv:79
data arrival time		-3.74	Number of references: 9
slack (MET)		0.01	

addsut	o stru	ct.v	 – 3ns spec
Startpoint: a[1] (input port clocke Endpoint: result[7] (output port c Path Group: clk Path Type: max Deint	d by clk) locked by clk)	Dath	
input external delay a[1] (in) U147/Y (INVX4) U80/Y (NAND2X1)	0.25 0.00 0.07 0.24	0.25 r 0.25 r 0.32 f 0.55 r	
 U132/Y (NAND2X1) result[7] (out) data arrival time clock clk (rise edge)	0.30 0.00 3.00	3.59 r 3.59 r 3.59 3.00	
clock network delay (ideal) output external delay data required time	0.00 -0.25	3.00 2.75 2.75	Number of ports:     2       Number of nets:     24       Number of cells:     23       Number of combinational cells:     25       Number of computing cells:     25
data required time data arrival time		2.75 -3.59	Number of macros: Number of buf/inv: Number of references:
slack (VIOLATED)		-0.84	

x_delay/setup ('c	lk' group)	In the run	ning lo	g information
Endneint	Required	Actual	Sleck	
	rath Delay		STack	-
esult[7]	2.75	3.59 r	-0.84	(VIOLATED)
result[6]	2.75	3.58 r	-0.83	(VIOLATED)
result[5]	2.75	3.56 r	-0.81	(VIOLATED)
esult[3]	2.75	3.46 r	-0.71	(VIOLATED)
result[8]	2.75	3.40 r	-0.65	(VIOLATED)
esult[4]	2.75	3.39 r	-0.64	(VIOLATED)
esult[2]	2.75	3.29 r	-0.54	(VIOLATED)
esult[1]	2.75	3.26 f	-0.51	(VIOLATED)

File Filter Name				
/ Lib6710_00.db Lib6710_00.lib Lib6710_00.v alf2lib.error alf2lib.log				
/home/elb/VLSI/cade	nce-f13/ELC/			
Target Library Name	addsub		Browse	
Reference Libraries	Lib6710_00 basic			- ~ 1
Verilog Files To Import	adence-f13/syn-f13/addsul	_struct.v	Add	Import Structural
-f Options			Add	
-v Options	)/VLSI/cadence-f13/ELC/Lib	6710_00.v	Add	$\overline{\mathbf{V}}_{a}$
-y Options			Add	verilog - Sch
Library Extension				
Library Pre-Compilatio	n Options			
Pre Compiled Verilog Li	brary			
HDL View Name	hdl			
Target Compile Library I	Vame		Brouse	
Compile Verilog Library	Only			
Ignore Modules File			bbA	
Import Modules File			Add	
Inspect Modules I he	e chematic		-riuu	
- Structural Modules	W2 Servemenc			
Schematic schema	tic Netlist	netlist		
Functional function	onal Symbol	synbol		
Log File ./veri	logIn.log Work Area	/tmp		
Name Map Table	./verilogIn.map.table			
Overwrite Existing Views				
Overwrite Symbol Views	All			
Varilles Call Medulas	Create Sumbel Only Colmand C	Jament As Error	ctional	

000	🔀 Verilog In	
Impo File F Lib6710_00.db Lib6710_00.lib Lib6710_00.v alf2lib.error alf2lib.log	Structural Verilog -	Sch
/home/elb/VLSI/cader	ce-f13/ELC/	
Target Library Name	addsub	Browse
Reference Libraries	Lib6710_00 basic	
Verilog Files To Import	adence-f13/syn-f13/addsub_struct.v	Add
-f Options		Add
-v Options	<pre>&gt;/VLSI/cadence-f13/ELC/Lib6710_00.v</pre>	Add
-y Options		Add
Library Extension		

	Verilog Import Log	
000	🔀 Log File	
<u>F</u> ile <u>E</u> dit <u>H</u> elp	3	cā
@(#)\$CDS: ihdl	version 6.1.6-64b 07/05/2013 16:43 (sjfn1155) \$ Thu Oct 10 11:30:04 2013	
INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06] INF0 (VERIL06]	<ul> <li>N-211): Module INWX4 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module INWZ1 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module NOR2X1 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module NOR2X2 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module A0121X2 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module A0121X2 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module BUFX4 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module BUFX4 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module BUFX4 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module BUFX4 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module A0122X2 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module A0122X2 already exists in the target or reference library Lib6710_00.</li> <li>N-211): Module A0122X2 already exists in the target or reference library Lib6710_00.</li> <li>N-357): Checked in symbol addsub.</li> <li>N-372): Checked-in schematic addsub.</li> <li>N-206): End of Logfile.</li> </ul>	







_	Setup
Categories Defaults Variables	Defaults         Search path:       Tibraries/syn /uusoc/facility/cad_common/Synopsys/SYN-F06/dw/sim_ver         Physical library:          Link library:*       * example.db dw_foundation.sldb         Target library:*       example.db dw_foundation.sldb         Symbol library:*       generic.sdb         Symbol library:       dw_foundation.sldb         * = required
	<u>Reset</u> <u>OK</u> <u>Cancel</u> <u>Apply</u> File ->Setup

_					-	
		analy	yze/	elabo	rate	
Analyze File names in a /home/elb/IC	Designs analysis order: _CAD/syn-f06/mips/mips.y		Add	File ->	> Analyze	2
		Autor	Elaborat Library: Design:	e Designs WORK mips(verilog)		LOX V
<u>F</u> ormat: <u>W</u> ork library:	Auto WORK Create new library if it does	not exist	<u>P</u> arameters:	Name	Value	
	File ->E	Elaborate	<u> </u>	, k [command set_clock out-of-date libraries	_gating_style must	have been executed] OK Cancel

Look at results
RAM_reg       Flip-flop       8       Y       N

Specify	Clock			
<u>C</u> lock name	: clk			Define clock
Port name:	J			Define clock
I <u>H</u> emove — Clock cre	e clock ation			
Perio <u>d</u> :	10			
Edge	Value		Add <u>e</u> dge pair	
Rising		5	Remove edge pair	
Falling		10		attributes -> specify clock
			Invert wave form	
		5.00		
Don't <u>t</u>	ouch network	5.00	ld	
	ОК	Cancel		Also look at other attributes

	Compile
Compile Ultra	
<ul> <li>Scan insertion mode optimiz</li> <li>Uniquify design</li> <li>Auto ungroup hierarchies</li> </ul>	cancel Apply
Desig	n -> Compile Ultra

	Timing R	eports
Report.1 - Timing		
 Des/Clust/Port Wire Load Model	Library	Report Timing Paths
mips 5k controller 5k	example example	Pipm: Pin P
Point	Incr Path	Io: pin x
<pre>cont/state_reg[2]/6 (DFF_0B) cont/UT7/Y (NOR2) cont/UT7/Y (NOR2) cont/UT7/Y (NOR2) cont/UT5/Y (NOR2) cont/UT5/Y (NOR2) cont/UT2/Y (INVX1) cont/UT2/Y (INVX1) cont/UT2/Y (INVX1) cont/UT2/Y (NOR2) cont/UT2/Y (NOT2) cont/UT2/Y (NOT2) cont/UT2/Y</pre>	0.00 0.00 r 1.28 1.28 f 0.51 1.80 r 1.08 3.24 r 0.87 2.16 f 1.08 3.24 r 0.51 4.05 f 0.50 4.56 r 0.45 5.01 f 0.45 5.01 f 0.48 6.24 r 0.42 5.75 f 0.48 6.24 r 0.45 6.68 f 0.24 6.93 r 0.00 6.93 r 0.00 6.93 r 6.93	Report options     Workshop options     Workshop options     Workshop options     Workshop options     Workshop options     Path type:     argent and
(Path is unconstrained)		OK Cancel

Wr	rite Results
data arrival time (Path is unconstrained) design_vision-xg-t>	6.93
Log History design_vision-xg-t> change_names -rules verilo ady	g -hierarchy > change_names
change_names	Sove Design As     Image: Sove Design As       Look in:     Image: Anomeleib/IC_CAD/sym-06/     Image: Anomeleib/IC_CAD/sym-06/       Image: Imag
File -> Save As	File game:     trythis.v       File game:     trythis.v       Save     Database Files ( *.ddc *.ddc.gz *.db *.db.gz *.gdb *.sdb *.pdb *.e v       Cancel       Eormat:     Auto       SynDPSys'       SynDPsys'





	Endpoint sla	ck
& Endpoint Slack      X         & Delay type:       max         Binning settings      X         © Munber of bins:      X        X      X	HistList.1 Endpoint Slack	Slack         Name           -1.78141         dp_poreg_q_reg_1_/D           -1.78141         dp_poreg_q_reg_5_/D           -1.78141         dp_poreg_q_reg_7_D           -1.781         dp_poreg_q_reg_6_/D           -1.781         dp_poreg_q_reg_6_/D
Timing -> ]	Endpoint Slack	

Path Slack	
Paths	
From: pin 💌 🔤 Selection[1]	
Through: pin 💌 🔄 Selection[2]	
Io: pin 💌 Selection(3)	Path Slack
Nworgt paths: 10 🚔 Max paths: 50 🚔	
Group name: Delay type: max	
F Enable preset glear arcs 🔽 Include hierarchical pins	
- Binning settings	T:
Mumber of bins: 8 *	I iming -> Path Slack
C Value range per bin:	-
<= Slack <=	
Lower bound strict	
- Histogram settings-	
Histogram title: Path Slack	
X-axis title: Slack	
Y-axis title: Number of Pat	
HistList.1 Path Slack	
Path Slack	Slack From To
20	-1.78141 cont_state_reg_3_/Gdp_poreg_g_reg_1_/D
	-1.78141 cont_state_reg_3_/G dp_pcreg_q_reg_5_/D
	1.78141 cont_state_reg_3_/G dp_pcreg_q_reg_7_/D
¥	-1.781 cont_state_reg_3_/G dp_pcreg_q_reg_2_/D
<u><u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u></u>	1.781 cont_state_reg_3_/G dp_poreg_q_reg_4_/D
, the second sec	-1./81 cont_state_reg_3_/G dp_poreg_q_reg_6_/D
-1.78	
Slack	
	7778

















Design Import         Verificity         Verificity         Files: /ninme/elb/VLSV/catence-f13/syn-f13/counter_struct/view         Top Celt: Auto Assign • By User: counter         View         Celt:         View         Celt:         View         View <t< th=""><th></th><th></th></t<>		
Image: Design Import		Design Import
Nettist:         Verilig         Files: /home/elb/VLSt/cadence-f13/syn-f13/counter_structv         Top Cell:_ Auto Assign @ By User: counter         OA         Library:		Design import
Netlist:         • Verligg         Files: /home/elb/VLSi/Cadence-fl3/syn-fl3/counter_struct.v         Top Celt:       Auto Assign • By User: counter         • OA       Celt:         Celt:       View         Technology/Physical Libraries:       • • • • • • • • • • • • • • • • • • •	000	🔀 Design Import
Verilog Files: /home/elb/VLSI/Cadence-f13/syn-f13/counter_struct.v Top Cell: Auto Assign          By User: counter OA Library: Cell: Ce	C Netlist:	
Files:   Top Cell:   Auto Assign • By User:   Cell:   View:     Technology/Physical Ubrates:   • OA     Technology/Physical Ubrates:   • OA     Reference Libraties:   • Abstract View Names:   Layout View Names:   Layout View Names:   • LEF Files   // Alib6710_00.lef   Floorplan   IO Assignment File:   Power   Power Nets:   Power Nets:   View Nets:   MMMC View Definition File:   Immodul   CHE file:	Verilog	
Top Cell:     Audo Assign       By User:     Cell:     View     Technology/Physical Libraries:     OA     Technology/Physical Libraries:     OA     Reference Libraries:     Abstract View Names:     Layout View Names:     Analysis Configuration     MMMC View Definition File:     MMMC View Definition File:     Create Analysis Configuration     Create Analysis Configuration		Files: /home/elb/VLSI/cadence-f13/syn-f13/counter_struct.y
OA Library: Cell: View		Top Cell: Auto Assign  By User: counter
Libray- Cel: View Technology/Physical Libraries: OA Reference Libraries: Abstract View Names: Layout View Names: Layout View Names: Layout View Names: Complan IO Assignment File: Power Power Power Power Power Power Power Power Power Power Power Power Power Power Power Nets: Cetale Analysis Configuration MMMC View Definition File: mmmc.tol Create Analysis Configuration	O OA	top conterina integri e ey cion counter
Ceft: View: Technology/Physical Libraries: O A Reference Libraries: Abstract View Names: Layout View Names: Create Analysis Configuration		ibrary:
View     Technology/Physical Libraries:     OA   Reference Libraries:   Abstract View Names:   Layout View Names:   Morphan   Power   Power   Power   Power Nets:   Power   Power Nets:   View Oefinition File:   MMMC View Definition File:   Immin: Lot   Create Analysis Configuration		Cell:
Technology/Physical Libraries:         OA         Reference Libraries:         Layout View Names:         J./Lib6710_00.lef         Io         Assignment File:         Power         Power         Power         Power         Pore File:         Analysis Configuration         MMMC View Definition File: mmmc.tol         Create Analysis Configuration		View:
CoA   Reference Libraries:   Abstract View Names:   Layout View Names:   Layout View Names:   I. LEF File:   Power   Power   Power Nets:   Vew Nets:   Yddl   Ground Nets:   ground Nets:  <	Technology /Dhy role	
	Technology/Physic	La Libranes.
Adstract View Names Layout View Names Layout View Names Layout View Names Layout View Names Layout View Names Layout View Names No Assignment File: Power Power Power Nets: vddl Ground Nets: gndl CPF File: Power MMMC View Definition File: mmmc.tol Create Analysis Configuration	U UA	
Abstract View Names: LEF Files J./Lib6710_00.lef Floorplan IO Assignment File: Power Power Nets: [ddl Ground Nets: [gndl CPF File: MMMC View Definition File: [mmmc.tcl Create Analysis Configuration	Reference Libi	Jranes:
Layout View Names: Layout View Names: Layout View Names: Layout View Names: Layout View Names: Note: Power Create Analysis Configuration	Abstract View N	vames:
Create Analysis Configuration	Layout View N	vames:
Floorplan         IO Assignment File         Power         Power Nets: (yddl         Ground Nets: (gndl         CPF File:         Analysis Configuration         MMMC View Definition File: mmmc.tcl         Create Analysis Configuration	• LEF Files	
IO Assignment File	Floorplan	
Power       Power Nets: Vddl         Ground Nets: gndl       Power         CPF File:       Power         MMMC View Definition File: mnmc.tcl       Power         Create Analysis Configuration       Power	IO Assignmen	nt File: 🖻
Power Nets. (vdd) Ground Nets: (gnd) CPF File:	- Power	
Power Nets: yddl Ground Nets: gndl CPF File: MMMC View Definition File: mmmc.tcl Create Analysis Configuration	Power	
Ground Nets: gndl CCPF Vie: Analysis Configuration MMMC View Definition File: mmmc.tcl Create Analysis Configuration	Power	r INets: Vaal
CPF File:	Ground	a ivets: gna!
Analysis Configuration MMMC View Definition File: mmmc.tcl Create Analysis Configuration	CPF	F File:
MMMC View Definition File: mmmc.tcl	Analysis Configurat	ation
Create Analysis Configuration	MMMC View Definitin	ion File: mmmc.tcl 🕞
		Create Analysis Configuration











	Design Import
X Design Import	
Netlist:	
Verilog	
Files: /home/elb/VLSI/cadence-f13/syn-f13/counter_struct.v	
op Cell: Auto Assign O By User: Counter	
Library:	
Cell:	Come o come e c
View:	Some screen
Technology/Physical Libraries:	cantures are
0 0A	cuptures are
Reference Libraries:	from a slight
Abstract view Names:	11 .
LEF Files     ././Lib6710_00.lef	older version
	of FDI
IO Assignment File:	01 LD1
Power	
Power Nets: vdd!	not this one
Ground Nets: gndl	not uns one
CPF File:	
Analysis Configuration	
MMMC View Definition File: mmmc.tcl	
Create Analysis Configuration	

O O O Specify Floorplan	Floorplan
Design Dimensions	
Specify By:  Size  Die/IO/Core Coordinates	
Core Size by:      Aspect Ratio: Ratio (H/W):     0.6     Core Utilization:     0.7     Coll Utilization:	
Dimension: Width: 200.85 Height: 189.0 Die Size by: Width: 200.85	Specify -> Floorplan
Height: 183.0 Core Margins by: Core to IO Boundary Core to Die Boundary Core to Left: 30 Core to Top: 30 Core to Right: 30 IO Box Calculation Use: Max IO Height Min IO Height Floorplan Origin at: Lower Left Corner Center Unit: Micron	
OK Apply Cancel Help	





Ring Type         Core ring(s) contouring         A round core boundary         Exclude selected objects         Block ring(s) around         Each block         Selected power domain/fences/reefs         Selected block and/or group of core rows         Clusters of selected blocks and/or groups of core rows         User defined coordinates:         Core ring         Block ring         Ring Configuration         Layer:         Install H + metall W metal2 V metal2 V + usel2 V + u	Net(s): gndl vddl	
Core ring(s) contouring  Around core boundary Along I/O boundary Exclude selected objects Block ring(s) around Each block Each block Each reaf Selected block and/or group of core rows Custers of selected blocks and/or group of core rows Custers of selected blocks and/or group of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected block and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custers of selected blocks and/or groups of core rows Custer of selected blocks and/or groups of c	Ring Type	and Strines
Around core boundary     Along I/O boundary     Exclude selected objects     Block ring(s) around     Each reaf     Selected power domain/fences/reafs     Selected power domain/fences/reafs     Selected blocks and/or group of core rows     User defined coordinates:         User defined coordinates:         Ore ring     Soleck ring     Block ring     Block ring     Soleck     Soleck ring     Soleck ring	Ore ring(s) contouring	
Brockude selected objects     Block fing(s) around     Each hook     Each hook     Each ratef     Selected power domain/fences/reefs     Each selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups     Core ring     Selected blocks and/or groups     Selected blocks and/or groups     Selected blocks and/or groups     Selected blocks and/or groups     Selected blocks     All blocks     Stepe Boundary     Core ring     Selected blocks and/or groups     Selected blocks     All blocks     Stepe Boundary     Selected blocks and/or groups	Around core boundary	X (a) Add Stripes <@lab3-12>
Block ring(s) around E Each block Each rand(s) around E Each block Each reaf Selected power domain/fences/reafs Each selected block and/or group of core rows C Usters of selected blocks and/or groups of core rows C Usters of selected blocks and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Usters of selected block and/or groups of core rows C Uster selected block and/or groups C Core ring C Develop Points Points C Core ring C Develop Points Points C Core rows C Core rows C Core r	Exclude selected objects	
Each block.     Each bloc	Block ring(s) around	Basic Advanced Via Generation
Each read     Selected power domain/fences/read     Selected power domain/fences/read     Selected power domain/fences/read     Selected block and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Clusters of selected blocks and/or groups of core rows     Core ring     Selected block and selecters     Stepe boundary     Core ring     Core ring     Core ring     Selected blocks and blocks     All blocks     Stepe boundary     Core ring     Core ring     Core ring     Selected blockdon///     Selected blockdon///     Selected blocks and blocks     All blocks     Selected blockdon///     Sel	Each block	Set Configuration
Selected power domain/fences/reefs     Each selected block and/or group of core rows     Cutsters of selected block and/or groups of core rows     With shared ring edges     User defined coordinates:     Moreprise     Core ring     Block ring     Ring Configuration     Top:     Bottom:     Left:     Right:     Layer:     metal1 H → metal2 V → metal2 V →     Selected blocks     All blocks     Selected blocks     Selected blocks     Selected blocks     All blocks     Selected block     Selected block     Selected blocks     Selected block     Selected block     Selected block     Selected block     Selected block     Selected block     Selected     Selected block     Selected     Selected     Selected block     Selected     Selected     Selected     Selected     Selected     Selected     Selected     Selected     Selected	G Fach reef	Net(s): gndl vddl
Clusters of selected block and/or group of core rows         Clusters of selected blocks and/or groups of core rows         User defined coordinate:         With shared ring edges         Core ring         Botom:         Layer:         metal1 H > metal2 V > metal2 V >         With:       9.9         9.9       9.9	Selected nover domain/fences/reefs	Direction: • Vertical O Horizontal
State sected blocks and/or groups of core rows         User defined coordinates:         User defined coordinates:         Core ring         Block ring         Block ring         Block ring         Block ring         Block ring         Core ring         Core ring         State Detucted blocks         All provide blocks         All provide blocks         Minds         Block ring         Core ring         State Detucted blocks         All provide blocks         Spacing:         Block ring         Offset         Center in channel         Spacing:         Spacing:         User option set         Image:         Im	Each calacted block and/or group of care rows	Width: 9.9
Set Pattern         User defined coordinates:         User defined coordinates:         Core ring         Block ring         Ring Configuration         Layer:       metal H + metal 2 V + metal2 V + me	Clusters of calacted blocks and/or groups of core rows	Spacing: 1.8
Wind Shade Unit genges     Wind Shade Unit	Utthe alternal view advance	Set Pattern
Over defined coordinates:       Construction         Bing Configuration       Block ring         Top:       Bottom:       Left:         Ring Configuration       Step Bottom:       Step Bottom:         Step Bottom:       Left:       Right:         Layer:       metall H + metal2 V + meta	User defend acceduates	Set-to-set distance: 99
Bing       Offiguration         Layer:       Description         Japar:       State Boundary         Core ring       State Boundary         Layer:       Description:         Layer:       Description:         Japar:       State Boundary         Core ring       State Boundary         Core ring       State Boundary         Over POils       State Boundary         Core ring       Description:         Spacing:       1.8         1.8       1.8         1.5       1.5         Option:       Set         Use option set       Impatter Basic         Option:       Set	User defined coordinates:	Number of sets:
Fing Configuration         Layer:       metall IH - metall Z -> metall Z	Core ring OBlock ring	Over P/G pins Pin laver: Top pin laver Max pin width:
Top: Bottom: Left Right Layer: metall H + metal2 V metal2 V Winth: 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	Ring Configuration	Master name:     Selected blocks     All blocks
Layer: metall H > metal2 V > meta	Top: Bottom: Left: Bight	Stripe Boundary
Width:       9.9       9.3       9.9         Spacing:       1.8       1.8       1.8         Offset       Center in channel       Specify         1.5       1.5       1.5         Option Set       Specify million area         Update       Basic         Use option set       Update         Use option set       Update         Option Set       Option Set	Layer: (metal1 H ) (metal1 H ) (metal2 V ) (metal2 V )	Core ring     Pad day     Discr. B. Cutor
Spacing:     1.8     1.8     1.8     1.8       Offset     Center in channel     Specify       1.5     1.5     1.5       Option Set     Set of year of the set of the channel       Use option set     Image: Set of the channel       Use option set     Image: Set of the channel	Width: 9.9 9.9 9.9 9.9	Design boundary Create pins
Offset: ©Center in channel Specify 15 15 15 15 Option Set Use option set: Define Basic Option Set Option Set Option Set Option Set	Spacing: 1.8 1.8 1.8 Update	C Each selected block/domain/fence
Option Set     Specify inclinguist area       Update Basic     Update Basic	Offset	All domains
Option Set     •	Contex. Center in channer C opeciny	<ul> <li>Specify rectangular area</li> <li>Specify rectilinear area</li> </ul>
Option Set     Image: Start from: Image: Sta	1.5 1.5 1.5	First/Last Stripe
Use option set:	Option Set	Start from:      Ieft      right
Use upuon set. When with 50 X from mit 0 X f	I las antian ant	Relative from core or selected area
O Hostorie Vicalurs Option Set		X from left: SU X from right: 0
		- Ontion Sat







Clock	Tree Synthesis
₩	clock -> create clock tree spec
Specify Buffer/Inverter Cells List NVX1 Add NVX1 Add NVX1	Synthesize Clock Tree <@lab3-12> 😒 🔕 🖄
Output Specification File: Clock.ctstch	Basic Advanced Clock Specification Files: Clock ctstch Gen Spec Results Directory: Clock_report
OK Apply Clear Spec Ol	
clock ->Synthe	OK Apply Mode Load Spec Clear Spec Cancel Help SIZE Clock tree



post-C	TS optir	niza	tior	1	
X 💿 Optimization <@lab3-12>	$\odot$				
Design Stage					
● Pre-CTS	Post-Route				
Optimization Type					
🗹 Setup 📃 Hold	opt Design Final Summary				
O Incremental	-,				
<ul> <li>Design Rules Violations</li> <li>Max Can</li> </ul>	++ I Setup mode I	all	reg2reg	+   in2reg	+ l reg2out
Max Tran Max Fanout	WNS (ns):    TNS (ns):    Violating Paths:    All Paths:	-2,238 -19,113 13 149	-2,238 -19,113 13 123	5,216   0,000   0   43	2,260   0,000   0   18
OK Apply Mode Default	<u>Close Help</u>				

NanoRoute <@lab3-12>     Image: Control of the second	NanoRoute
Concurrent Routing Features	
Fix Antenna	
✓ Timing Driven Effort 5 Congestion Timing S.M.A.R.T.	
SI Driven	
🗌 Post Route Si Si Victim File 📄	
Litho Driven	
Post Route Litho Repair	
Routing Control       Selected Nets Only       Bottom Layer default       Top Layer default       ECO Route       Area Route       Select Area and Route	
Job Control	
✓ Auto Stop     Number of Local CPU(s): 1 Number of CUP(s) per Remote Machine: 1     Number of Remote Machine(s): 0     Set Multiple CPU	e -> Route
QK Apply Attribute Mode Save Load Cancel Help	





	postRo	oute optim	miz -> Opti	atio	n on	_
🗙 💿	Optimization <@Iab3-12>		8			
Pre-CTS	○ Post-CTS	Post-Route				
Optimization Type	)					
Setup Incremental	Hold	optDesign Final S	òummary			
🖲 Design Rules Vi	iolations	++ I Setup mode I	all	+   reg2reg	+   in2reg	+   reg2out
☑ Max Cap ☑ Max Tran ☑ Max Fanout		I WNS (ns):  I TNS (ns):  I Violating Paths:  I All Paths:	-3,080 -32,195 26 149	-3,080   -32,195   26   123	5,251   0,000   0   43	1.827   0.000   0   18
Include SI SI	Options) y <u>M</u> ode <u>D</u> efault	<u>Close</u> <u>H</u> elp		•	+	+

Ad	d Filler
X Add Filler	
Cell Name(s) FILL FILL2 Select	
Prefix FILLER	
Power Domain Select  No DRC  Mark Fixed  Fill Boundary  Iix IIy  urx Ury	
<u>QK</u> <u>Cancel Help</u> Place -> Filler -> Add	



























In	npo	ort Verilog	
Verilog In OK Cancel Defaults Apply Load Save File Filter Name / LVS/ PIPD-LOG TrifState.runl/ UGU acrii		File -> Import -> Verilog Make SURE you import The Verilog from EDI!	
abs-test/ /home/elb/IC_CAD/cadence-f06		Klog File File	LO :
Target Library Name     mipsi       Reference Libraries     example basic       Verilog Files To Import    /soc/mips/mips_soc.vi       -f Options        -v Options        -y Options	Browse Add Add Add Add	<pre>(#)\$CBS: indl.exe version 5.1.0 07/23/2006 23:42 (cicln01): b(#)\$CDS: indl.exe version 5.1.0 07/23/2006 23:42 (cicln01): module INVX4 already in target/reference library example module INVX4 already in target/reference library example module INVX4 already in target/reference library example module INF_0B already in target/reference library example module ITHU1 already in target/reference library example module ITHU1 already in target/reference library example Mecked in symbol fmo2/WITH0_0 Checked in symbol fm02/WITH0_2 Checked in symbol fm02/WITH0_2 Checked in symbol fm02/WITH0_2 Checked in symbol fm02/WITH0_3 Checked in schematic flop_WITH0_3 module NNR2 already in target/reference library example module NNR2 already in target/reference library example module DFF already in target/reference library example Module MORF already in target</pre>	s Thu (



4508 4508		pmos nmos	
Net-list count	summary :	for /home/elb/IC_GAD/cadence-f06/LVS/schematic/netlist	LVS Result
4919		nets	
30		terminals	
4372		pmos	
4372		nmos	
Terminal	correspo	ndence points	
N2452	N1137	adr<0>	
N1980	N660	adr<1>	
N2887	N345	adr<2>	
N2149	N873	adr<3>	
N1695	N401	adr<4>	
N604	N603	adr<5>	
N1066	N1024	adr<6>	
N1900	N601	adr<7>	
N566	N567	clk	
N3328	N832	memdata<0>	
N1598	N304	memdata<1>	
N2069	N783	memdata<2>	
N721	N695	memdata<3>	
N165	N147	memdata<4>	
N1814	N508	memdata<5>	
N3974	N234	memdata<6>	
N2485	N1167	memdata(7)	X 7 1
N1109	N1068	memread	Yav
N575	N575	memwrite	ruy.
N4147	N379	reset	
N4234	N497	writedata(U)	
N3536	N1009	writedata(1)	
N581 12071	N584	writedata(2)	
N3871	N132	writedata(3)	
N4824	N1115	Writedata(4)	
N4347 100534	1010	writedata(5)	
NGD04	N1210	writedate(0)	
N2320	N354	writeuata(/)	
cesint cap	he rules l nfet pfet	out not in the netlist: nmos4 pmos4	
- not_list	s match		

## Summary

- Behavioral -> Structural -> Layout
- Can be automated by scripting, but make sure you know what you're doing
  - on-line tutorials for TCL
    - Google "tcl tutorial"
  - Synopsys documentation for design\_compiler
  - encounter.cmd (and documentation) for EDI
- End up with placed and routed core layout
  - or BLOCK for later use...