






Logical	Effo	rt of	f Ot	her	Gates
 Logical effort 	of com	non d	pates	assun	ning that
P/N size ratio	is 2				
		lumbe	er of in	puts	
Gate Type	12	3	4	5	n
Inverter	1				
NAND	4/3	5/3	6/3	7/3	(n+2)/3
	5/3	7/3	9/3	11/3	(2n+1)/3
NOR	0.0				. ,
NOR MUX		2	2	2	2














































































































Choosing	g the	Best # o	of Stages
 You can so the number minimum do Approximation 	of stag elay	es N that wil	ons to determ Il achieve the
Path Effort F	Best N	Min Delay D	Stage effort f
0-5.83	1	1.0-6.8	0-5.8
5.83-22.3	2	6.8-11.4	2.4-4.7
22.3-82.2	3	11.4-16.0	2.8-4.4
82.2-300	4	16.0-20.7	3.0-4.2
300-1090	5	20.7-25.3	3.1-4.1

